[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Zhang et al., 2013 - Google Patents

System level simulation solutions for high-speed channels-Package and PCB interface

Zhang et al., 2013

Document ID
6016279916344228663
Author
Zhang J
Scogna A
Vincent T
Shi H
Liu H
Publication year
Publication venue
2013 IEEE International Symposium on Electromagnetic Compatibility

External Links

Snippet

Package and PCB co-simulation is common in system level companies for the prediction of high-speed channel performance. In recent times, chip companies have been paying closer attention to package and PCB co-simulations in order to guarantee the performances of …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H05K1/0245—Lay-out of balanced signal pairs, e.g. differential lines or twisted lines
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0216—Reduction of cross-talk, and noise or electromagnetic interference
    • H05K1/0218—Reduction of cross-talk, and noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/115—Via connections; Lands around holes or via connections
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/095—Conductive through-holes or vias
    • H05K2201/09618—Via fence, i.e. one-dimensional array of vias
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09218—Conductive traces
    • H05K2201/09236—Parallel layout
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00

Similar Documents

Publication Publication Date Title
TWI721047B (en) Ground plane vertical isolation of, ground line coaxial isolation of, and impedance tuning of horizontal data signal transmission lines routed through package devices
Vasa et al. Pcie gen-5 design challenges of high-speed servers
Lim et al. ASIC package design optimization for 10 Gbps and above backplane SerDes links
Lee et al. Electrical performance of high bandwidth memory (HBM) interposer channel in terabyte/s bandwidth graphics module
Zhang et al. System level simulation solutions for high-speed channels-Package and PCB interface
Duan et al. Optimization of microstrip-to-via transition for highspeed differential signaling on printed circuit boards by suppression of the parasitic modes in shared antipads
Zhang et al. Design and modeling for chip-to-chip communication at 20 Gbps
Rajeswari et al. Comparative study of crosstalk reduction techniques for parallel microstriplines
Xiangyang et al. Transmission characteristics of via holes in high-speed PCB
Kim et al. 3D strip meander delay line structure for multilayer LTCC-based SiP applications
Rowlands et al. Simulation and measurement of high speed serial link performance in a dense, thin core flip chip package
Teoh et al. De-embedding method and segmentation approach using full wave solver for high speed channels in PCB/package co-design
Vasa et al. Demystifying Via Impedance Optimization for High Speed Channels
Lee et al. Design and signal integrity analysis of high bandwidth memory (HBM) interposer in 2.5 D terabyte/s bandwidth graphics module
Cheah et al. Crosstalk study of high speed on-package interconnects for multi-chip package
Chang et al. Return via connections for extending signal link path bandwidth of via transitions
Amleshi et al. 25 Gbps backplane links frequency and time domain characterization-correlation study between test and full-wave 3D EM simulation
Scogna et al. Signal Integrity analysis for high speed channels in pcb/package co-design interface: 3D full wave vs. 2d/hybrid approach & full model vs. segmentation approach
Zhang et al. A hybrid stack-up of printed circuit board for high-speed networking systems
Oo et al. New circuit model for modeling differential pair of through-hole vias in multilayered electronic packages
Chen et al. Overcoming Design Challenges for High Bandwidth Memory Interface with CoWoS
Rimolo-Donadio et al. Differential to common mode conversion due to asymmetric ground via configurations
Rotaru et al. Electrical characterization and design of hyper-dense interconnect on HD-FOWLP for die to die connectivity for AI and ML accelerator applications
Li et al. Undesired-resonance Analysis and Modeling of Differential Signals Due to Narrow Ground Lines Without Stitching Vias
Johansson et al. Analysis of a high-speed PCB design