Voss et al., 2006 - Google Patents
Design and Implementation of an FPGA Based HighSpeed Data Buffer for Optical InterconnectsVoss et al., 2006
- Document ID
- 5974729735319175250
- Author
- Voss S
- Talmi M
- Saniter J
- Publication year
- Publication venue
- 2006 25th International Conference on Microelectronics
External Links
Snippet
This paper describes the design and implementation of an innovative high-speed data buffer system for optical interconnects based on electrically reprogrammable FPGAs. It is characterized by high transfer rates and the dense integration of electrical and optical …
- 230000003287 optical 0 title abstract description 30
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/14—Channel dividing arrangements in which a single bit stream is divided between several baseband channels and reassembled at the receiver
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/35—Application specific switches
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/80—Optical aspects relating to the use of optical transmission for specific applications, not provided for in groups H04B10/03 - H04B10/70, e.g. optical power feeding or optical transmission through water
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Mooney et al. | A 900 Mb/s bidirectional signaling scheme | |
Dickson et al. | A 1.4 pJ/bit, power-scalable 16× 12 Gb/s source-synchronous I/O with DFE receiver in 32 nm SOI CMOS technology | |
US20060288250A1 (en) | Low-speed DLL employing a digital phase interpolator based upon a high-speed clock | |
EP2974199B1 (en) | De-correlating training pattern sequences between lanes in high-speed multi-lane links and interconnects | |
US20020031199A1 (en) | Method and apparatus for distributed synchronous clocking | |
Flynn et al. | Global signaling over lossy transmission lines | |
US10261539B2 (en) | Separate clock synchronous architecture | |
Wilson et al. | A six-port 30-GB/s nonblocking router component using point-to-point simultaneous bidirectional signaling for high-bandwidth interconnects | |
US20070073932A1 (en) | Method and apparatus for a configurable data path interface | |
Fukuda et al. | An 8Gb/s transceiver with 3×-oversampling 2-threshold eye-tracking CDR circuit for-36.8 dB-loss backplane | |
Nishimura et al. | High-speed network switch RHiNET-2/SW and its implementation with optical interconnections | |
Voss et al. | Design and Implementation of an FPGA Based HighSpeed Data Buffer for Optical Interconnects | |
Dazzi et al. | Sub-mW multi-Gbps chip-to-chip communication Links for Ultra-Low Power IoT end-nodes | |
Jingchao et al. | Development of serial RapidIO high-speed data transmission based on VPX bus | |
Shin et al. | Comparison of electrical and optical interconnect | |
Nishimura et al. | 64-Gb/s highly reliable network switch (RHiNET-2/SW) using parallel optical interconnection | |
Lee et al. | High speed differential I/O overview and design challenges on Intel enterprise server platforms | |
Chaudhary et al. | 13-Gb/s transmitter for bunch of wires chip-to-chip interface standard | |
Nishimura et al. | A network switch using optical interconnection for high performance parallel computing using PCs: High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections | |
Rehman et al. | A 20 Gb/s 3.8 pJ/bit 1: 4 Demux in 45-nm CMOS | |
Meder et al. | A signal distribution board for the timing and fast control master of the CBM experiment | |
Paraskevopoulos et al. | Scalable (24-140 Gbps) optical data link well adapted for future maskless lithography applications | |
Dreps | The 3rd generation of IBM's elastic interface on POWER6™ | |
Voss et al. | FPGA based high-speed system solutions for innovative maskless lithography systems | |
Lane et al. | Invited Paper Digital System Applications Of Optical Interconnections |