[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Wendsche, 1995 - Google Patents

Improved statistical and self-adaptive method for EMC-immunity testing of computerized equipment

Wendsche, 1995

Document ID
5892568180060404642
Author
Wendsche S
Publication year
Publication venue
1995 IEEE International Conference on Systems, Man and Cybernetics. Intelligent Systems for the 21st Century

External Links

Snippet

The testing of the immunity of devices against impulsive electromagnetic noise, ie electrostatic discharges (ESD) or electrical fast transients/bursts (EFT), depends for its effectiveness on the coincidence of the impulse stressing of the device and the device …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/02—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/08—Locating faults in cables, transmission lines, or networks
    • G01R31/11—Locating faults in cables, transmission lines, or networks using pulse reflection methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Similar Documents

Publication Publication Date Title
Kosut et al. Malicious data attacks on the smart grid
Zick et al. Sensing nanosecond-scale voltage attacks and natural transients in FPGAs
Hessel et al. Time-optimal real-time test case generation using UPPAAL
Singh et al. Probabilistic validation of an intrusion-tolerant replication system
López et al. Beyond memoryless distributions: Model checking semi-Markov chains
Greenstein et al. E-PROOFS: a CMOS bridging fault simulator
Najm et al. Extreme delay sensitivity and the worst-case switching activity in VLSI circuits
CN102662144A (en) Activity measurement-based hardware trojan detection method
EP0663092A1 (en) Robust delay fault built-in self-testing method and apparatus
CN101996125B (en) The activity monitoring of electronic circuit
CN111884870A (en) Method, device, terminal and storage medium for predicting network sub-health state
Park et al. The total delay fault model and statistical delay fault coverage
Wunderlich The design of random-testable sequential circuits
Park et al. A statistical model for delay-fault testing
Wendsche Improved statistical and self-adaptive method for EMC-immunity testing of computerized equipment
Ramamoorthy et al. Computer diagnosis using the blocking gate approach
Vick et al. The dependence of the immunity of digital equipment on the hardware and software structure
Steinbach et al. Design of fully testable circuits by functional decomposition and implicit test pattern generation
Wendsche et al. Modeling and testing of immunity of computerized equipment to fast electrical transients
Min et al. IDDT testing versus IDDQ testing
Wendsche et al. Using Reinforcement Learning Methods for Effective EMC-Immunity Testing of Computerized Equipment
Santos et al. Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level
Zhang et al. A fault detection and diagnosis approach based on hidden Markov chain model
Wang et al. Estimation of maximum power for sequential circuits considering spurious transitions
CA1085001A (en) Control pulse generators