[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Guazzelli et al., 2017 - Google Patents

A comparison of asynchronous QDI templates using static logic

Guazzelli et al., 2017

View PDF
Document ID
5791065993352413182
Author
Guazzelli R
Moreira M
Calazans N
Publication year
Publication venue
2017 IEEE 8th Latin American Symposium on Circuits & Systems (LASCAS)

External Links

Snippet

Asynchronous quasi-delay-insensitive (QDI) circuits are a promising solution for coping with aggressive process variations faced by modern technologies, as they can gracefully accommodate gate and wire delay variations. The literature proposes several QDI design …
Continue reading at repositorio.pucrs.br (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors

Similar Documents

Publication Publication Date Title
Zhang et al. Low-swing on-chip signaling techniques: Effectiveness and robustness
Yakovlev et al. Advances in asynchronous logic: From principles to GALS & NoC, recent industry applications, and commercial CAD tools
Sridhara et al. Coding for reliable on-chip buses: A class of fundamental bounds and practical codes
Ozdag et al. High-speed QDI asynchronous pipelines
Beerel Asynchronous circuits: an increasingly practical design solution
Asyaei et al. Low power wide gates for modern power efficient processors
Bhutada et al. Complex clock gating with integrated clock gating logic cell
US7774730B2 (en) Method of and system for designing semiconductor integrated circuit
Chen et al. A 3-D CPU-FPGA-DRAM hybrid architecture for low-power computation
Guazzelli et al. A comparison of asynchronous QDI templates using static logic
Liu et al. Asynchronous computing in sense amplifier-based pass transistor logic
Mueller et al. The impact of clock gating schemes on the power dissipation of synthesizable register files
Nanya et al. TITAC-2: A 32-bit scalable-delay-insensitive microprocessor
Plana et al. Architectural optimization for low-power nonpipelined asynchronous systems
Sakthivel et al. Energy efficient low area error tolerant adder with higher accuracy
Bingham et al. Self-timed adaptive digit-serial addition
Chen et al. Minimizing leakage power in aging-bounded high-level synthesis with design time multi-V th assignment
Ho et al. Low power sub‐threshold asynchronous quasi‐delay‐insensitive 32‐bit arithmetic and logic unit based on autonomous signal‐validity half‐buffer
US20030121009A1 (en) Method for generating register transfer level code
Teifel Asynchronous cryptographic hardware design
US6714045B2 (en) Static transmission of FAST14 logic 1-of-N signals
Palangpour CAD Tools for Synthesis of Sleep Convention Logic
Jhamb et al. Pipelined adders for ultralow-power wearables
Akella ROBERT V. ST. DENIS
Shi et al. Asynchronous DSP for low-power energy-efficient embedded systems