Oh et al., 2012 - Google Patents
1.2-mw online learning mixed-mode intelligent inference engine for low-power real-time object recognition processorOh et al., 2012
View PDF- Document ID
- 5592639835762086372
- Author
- Oh J
- Lee S
- Yoo H
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
Object recognition is computationally intensive and it is challenging to meet 30-f/s real-time processing demands under sub-watt low-power constraints of mobile platforms even for heterogeneous many-core architecture. In this paper, an intelligent inference engine (IIE) is …
- 238000000034 method 0 abstract description 37
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Lee et al. | Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing | |
Bankman et al. | An Always-On 3.8$\mu $ J/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28-nm CMOS | |
Li et al. | Merging the interface: Power, area and accuracy co-optimization for rram crossbar-based mixed-signal computing system | |
Shine et al. | Low-power scheduling with resources operating at multiple voltages | |
Oh et al. | 1.2-mw online learning mixed-mode intelligent inference engine for low-power real-time object recognition processor | |
Abdellatef et al. | Accurate and compact convolutional neural network based on stochastic computing | |
KR101965850B1 (en) | A stochastic implementation method of an activation function for an artificial neural network and a system including the same | |
Chen et al. | A time-domain computing accelerated image recognition processor with efficient time encoding and non-linear logic operation | |
Sanni et al. | A historical perspective on hardware AI inference, charge-based computational circuits and an 8 bit charge-based multiply-add core in 16 nm FinFET CMOS | |
Seva et al. | Approximate stochastic computing (ASC) for image processing applications | |
Onizawa et al. | Area/energy-efficient gammatone filters based on stochastic computation | |
Al Maharmeh et al. | A comparative analysis of time-domain and digital-domain hardware accelerators for neural networks | |
CN213934855U (en) | Neural network random number generator sharing circuit based on random computation | |
Bai et al. | Partial sum quantization for computing-in-memory-based neural network accelerator | |
Thangavel et al. | Intrinsic evolution of truncated Puiseux series on a mixed-signal field-programmable soc | |
Bodiwala et al. | An efficient stochastic computing based deep neural network accelerator with optimized activation functions | |
Li et al. | Spikesen: Low-latency in-sensor-intelligence design with neuromorphic spiking neurons | |
De Magistris et al. | Fpga implementation of a parallel dds for wide-band applications | |
Hu et al. | High performance and hardware efficient stochastic computing elements for deep neural network | |
Korekado et al. | An image filtering processor for face/object recognition using merged/mixed analog-digital architecture | |
Chang et al. | Compact mixed-signal convolutional neural network using a single modular neuron | |
US20200143234A1 (en) | Sorting networks using unary processing | |
Kung et al. | Adaptive precision cellular nonlinear network | |
Yang et al. | FPGA implementation of Hopfield neural network with transcendental nonlinearity | |
Gonzalez-Guerrero et al. | Asynchronous Stochastic Computing |