[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Bender et al., 2017 - Google Patents

Two-level main memory co-design: Multi-threaded algorithmic primitives, analysis, and simulation

Bender et al., 2017

View PDF
Document ID
5428722960912638177
Author
Bender M
Berry J
Hammond S
Hemmert K
McCauley S
Moore B
Moseley B
Phillips C
Resnick D
Rodrigues A
Publication year
Publication venue
Journal of Parallel and Distributed Computing

External Links

Snippet

A challenge in computer architecture is that processors often cannot be fed data from DRAM as fast as CPUs can consume it. Therefore, many applications are memory-bandwidth bound. With this motivation and the realization that traditional architectures (with all DRAM …
Continue reading at www.sciencedirect.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0895—Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5011—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resources being hardware resources other than CPUs, Servers and Terminals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof

Similar Documents

Publication Publication Date Title
Bender et al. Two-level main memory co-design: Multi-threaded algorithmic primitives, analysis, and simulation
US12182455B2 (en) Data processing near data storage
US10228861B2 (en) Common platform for one-level memory architecture and two-level memory architecture
KR101025398B1 (en) Prefetching from DDR to SRM
US20170364133A1 (en) Method, Apparatus, And System For Energy Efficiency And Energy Conservation Including Power And Performance Balancing Between Multiple Processing Elements And/Or A Communication Bus
US20180115496A1 (en) Mechanisms to improve data locality for distributed gpus
US20210200667A1 (en) Memory thin provisioning using memory pools
US11914903B2 (en) Systems, methods, and devices for accelerators with virtualization and tiered memory
EP4060505A1 (en) Techniques for near data acceleration for a multi-core architecture
Liu et al. Get out of the valley: Power-efficient address mapping for GPUs
McCalpin Memory bandwidth and system balance in hpc systems
Song et al. More is less: Improving the energy efficiency of data movement via opportunistic use of sparse codes
US9665489B2 (en) Methods of selecting available cache in multiple cluster system
Diab et al. High-throughput pairwise alignment with the wavefront algorithm using processing-in-memory
NL2032113B1 (en) Stacked memory chip solution with reduced package inputs/outputs (i/os)
TW201807590A (en) Low power data transfer for memory subsystem
TW202125773A (en) Multi-level memory with improved memory side cache implementation
CN113051097A (en) Techniques for fast boot with error correction code memory
Power et al. Implications of emerging 3D GPU architecture on the scan primitive
Kogge et al. Yearly update: exascale projections for 2013.
Lee et al. Optimizing Data Movement with Near-Memory Acceleration of In-memory DBMS.
US10055346B2 (en) Polarity based data transfer function for volatile memory
Ujaldón Hpc accelerators with 3d memory
Karam et al. Memory-centric reconfigurable accelerator for classification and machine learning applications
Kim et al. A novel processing unit and architecture for process-in memory (pim) in nand flash memory