Gonugondla et al., 2020 - Google Patents
Swipe: Enhancing robustness of reram crossbars for in-memory computingGonugondla et al., 2020
View PDF- Document ID
- 5403225378732903726
- Author
- Gonugondla S
- Patil A
- Shanbhag N
- Publication year
- Publication venue
- Proceedings of the 39th International Conference on Computer-Aided Design
External Links
Snippet
Crossbar-based in-memory architectures have emerged as an attractive platform for energy- efficient realization of deep neural networks (DNNs). A key challenge in such architectures is achieving accurate and efficient writes due to the presence of bitcell conductance variations …
- 230000002708 enhancing 0 title description 8
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/12—Computer systems based on biological models using genetic models
- G06N3/126—Genetic algorithms, i.e. information processing using digital simulations of the genetic system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
Similar Documents
Publication | Publication Date | Title |
---|---|---|
He et al. | Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping | |
Karunaratne et al. | Robust high-dimensional memory-augmented neural networks | |
Hu et al. | Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication | |
Lin et al. | Learning the sparsity for ReRAM: Mapping and pruning sparse neural network for ReRAM based accelerator | |
Gonugondla et al. | Swipe: Enhancing robustness of reram crossbars for in-memory computing | |
Mao et al. | Experimentally validated memristive memory augmented neural network with efficient hashing and similarity search | |
Mackin et al. | Weight programming in DNN analog hardware accelerators in the presence of NVM variability | |
Kang et al. | In-memory computing architectures for sparse distributed memory | |
Fouda et al. | IR-QNN framework: An IR drop-aware offline training of quantized crossbar arrays | |
Lou et al. | Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices | |
Chiu et al. | A CMOS-integrated spintronic compute-in-memory macro for secure AI edge devices | |
Song et al. | Programming memristor arrays with arbitrarily high precision for analog computing | |
Esmanhotto et al. | Experimental demonstration of multilevel resistive random access memory programming for up to two months stable neural networks inference accuracy | |
Karimzadeh et al. | Bits-net: Bit-sparse deep neural network for energy-efficient rram-based compute-in-memory | |
Zhao et al. | Crossbar-level retention characterization in analog RRAM array-based computation-in-memory system | |
Gnawali et al. | Reliability enhancements in memristive neural network architectures | |
Guo et al. | Flexlevel NAND flash storage system design to reduce LDPC latency | |
Kang et al. | Genetic algorithm-based energy-aware CNN quantization for processing-in-memory architecture | |
Channamadhavuni et al. | Accelerating AI applications using analog in-memory computing: Challenges and opportunities | |
Bhattacharjee et al. | Examining the role and limits of batchnorm optimization to mitigate diverse hardware-noise in in-memory computing | |
Wan et al. | Accuracy and resiliency of analog compute-in-memory inference engines | |
US20240311023A1 (en) | Data storage device with noise injection | |
Zhang et al. | A quantized training framework for robust and accurate reram-based neural network accelerators | |
Huang et al. | Rescuing reram-based neural computing systems from device variation | |
Zhao et al. | SRA: a secure ReRAM-based DNN accelerator |