[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Fiori et al., 2007 - Google Patents

3D multi scale modeling of wire bonding induced peeling in Cu/low-k interconnects: application of an energy based criteria and correlations with experiments

Fiori et al., 2007

View PDF
Document ID
5232427331341908598
Author
Fiori V
Beng L
Downey S
Gallois-Garreignot S
Orain S
Publication year
Publication venue
2007 Proceedings 57th Electronic Components and Technology Conference

External Links

Snippet

This paper aims to demonstrate the compliance of the proposed modeling approach with the aids of experimental validations. 3D multi scale simulation of both bonding process and wire pull test is carried out. Using a previously validated homogenization procedure to include …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C

Similar Documents

Publication Publication Date Title
Ladani Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits
van Gils et al. Analysis of Cu/low-k bond pad delamination by using a novel failure index
Takahashi et al. Numerical study of wire bonding—Analysis of interfacial deformation between wire and pad
Fiori et al. 3D multi scale modeling of wire bonding induced peeling in Cu/low-k interconnects: application of an energy based criteria and correlations with experiments
Raghavan et al. Interlayer dielectric cracking in back end of line (BEOL) stack
Fiori et al. A multi scale finite element methodology to evaluate wire bond pad architectures
Ryan et al. CPI Challenges to BEOL at 28nm Node and Beyond
Kuechenmeister et al. Chip-package interaction: Challenges and solutions to mechanical stability of Back end of Line at 28nm node and beyond for advanced flip chip application
Xu et al. Die edge crack propagation modeling for risk assessment of advanced technology nodes
Gallois-Garreignot et al. Qualification of bumping processes: experimental and numerical investigations on mechanical stress and failure modes induced by shear test
Baek et al. Chip level evaluation of wafer-to-wafer direct bonding strength with bending test
Fiori et al. Gold wire bonding induced peeling in Cu/low-k interconnects: 3D simulation and correlations
Raghavan et al. Shear test on hard coated flip-chip bumps to measure back end of the line stack reliability
Gonzalez et al. Methodologies to mitigate package induced stresses in the BEOL
Mazzei et al. Analysis of Cu-wire pull and shear test failure modes under ageing cycles and finite element modelling of Si-crack propagation
Spaan et al. Wire bonding the future: a combined experimental and numerical approach to improve the Cu-wire bonding quality
Zhang et al. Analytical and experimental characterization of bonding over active circuitry
Lee et al. Reliability-based design guidance of three-dimensional integrated circuits packaging using thermal compression bonding and dummy Cu/Ni/SnAg microbumps
Machani et al. Chip package interaction (CPI) Stress modeling
van der Sluis et al. Efficient damage sensitivity analysis of advanced Cu/low-k bond pad structures by means of the area release energy criterion
Lee et al. Cracking energy estimation of ultra low-k package using novel prediction approach combined with global–local modeling technique
He et al. Prediction of crack growth in IC passivation layers
Fioriam et al. Advanced reliability modeling of Cu/Low-k interconnection in FCBGA package
Lee et al. Lead‐free solder joint reliability estimation of flip chip package using FEM‐based sensitivity analysis
Barnat et al. Design for reliability: Thermo-mechanical analyses of stress in through silicon via