Rupesh et al., 2018 - Google Patents
Accelerating $ k $-Medians Clustering Using a Novel 4T-4R RRAM CellRupesh et al., 2018
View PDF- Document ID
- 5238242579810846876
- Author
- Rupesh Y
- Behnam P
- Pandla G
- Miryala M
- Bojnordi M
- Publication year
- Publication venue
- IEEE Transactions on Very Large Scale Integration (VLSI) Systems
External Links
Snippet
Clustering is a crucial tool for analyzing data in virtually every scientific and engineering discipline. The US National Academy of Sciences has recently announced “the seven giants of statistical data analysis” in which data clustering plays a central role. This report also …
- 230000015654 memory 0 abstract description 71
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5045—Circuit design
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored programme computers
- G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
- G06F17/30286—Information retrieval; Database structures therefor; File system structures therefor in structured data stores
- G06F17/30587—Details of specialised database models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F19/00—Digital computing or data processing equipment or methods, specially adapted for specific applications
- G06F19/10—Bioinformatics, i.e. methods or systems for genetic or protein-related data processing in computational molecular biology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for programme control, e.g. control unit
- G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Agrawal et al. | Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays | |
Wang et al. | A 28-nm compute SRAM with bit-serial logic/arithmetic operations for programmable in-memory vector computing | |
Bojnordi et al. | Memristive boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning | |
Imani et al. | Dual: Acceleration of clustering algorithms using digital-based processing in-memory | |
Imani et al. | Floatpim: In-memory acceleration of deep neural network training with high precision | |
US10346347B2 (en) | Field-programmable crossbar array for reconfigurable computing | |
Kim et al. | An overview of processing-in-memory circuits for artificial intelligence and machine learning | |
Giacomin et al. | A robust digital RRAM-based convolutional block for low-power image processing and learning applications | |
Angizi et al. | Accelerating deep neural networks in processing-in-memory platforms: Analog or digital approach? | |
Rupesh et al. | Accelerating $ k $-Medians Clustering Using a Novel 4T-4R RRAM Cell | |
Ranjan et al. | X-mann: A crossbar based architecture for memory augmented neural networks | |
Zheng et al. | Spara: An energy-efficient ReRAM-based accelerator for sparse graph analytics applications | |
Zhang et al. | PIMCA: A programmable in-memory computing accelerator for energy-efficient DNN inference | |
Yavits et al. | GIRAF: General purpose in-storage resistive associative framework | |
Amanollahi et al. | Circuit-level techniques for logic and memory blocks in approximate computing systemsx | |
Roohi et al. | Processing-in-memory acceleration of convolutional neural networks for energy-effciency, and power-intermittency resilience | |
Samiee et al. | Low-energy acceleration of binarized convolutional neural networks using a spin hall effect based logic-in-memory architecture | |
Seo et al. | On-chip sparse learning acceleration with CMOS and resistive synaptic devices | |
Prasad et al. | Memristive data ranking | |
Streat et al. | Non-volatile hierarchical temporal memory: Hardware for spatial pooling | |
Reis et al. | A fast and energy efficient computing-in-memory architecture for few-shot learning applications | |
Lin et al. | Dl-rsim: A reliability and deployment strategy simulation framework for reram-based cnn accelerators | |
Zhang et al. | A survey of memory-centric energy efficient computer architecture | |
Fernandez et al. | MATSA: An MRAM-Based Energy-Efficient Accelerator for Time Series Analysis | |
Yusuf et al. | Domain-Specific STT-MRAM-based In-Memory Computing: A Survey |