[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Balasubramanian et al., 2006 - Google Patents

Deterministic low-latency data transfer across non-integral ratio clock domains

Balasubramanian et al., 2006

Document ID
5178630342334582448
Author
Balasubramanian S
Natarajan N
Franza O
Gianos C
Publication year
Publication venue
19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)

External Links

Snippet

System on a chip (SOC) implementations typically require their functional blocks to run at different clock frequencies in order to better optimize the system performance for a wide variety of applications while staying within the power envelope. The functional blocks are …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1207—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply acting upon the main processing unit
    • Y02B60/1217—Frequency modification
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines

Similar Documents

Publication Publication Date Title
Panades et al. Bi-synchronous FIFO for synchronous circuit communication well suited for network-on-chip in GALS architectures
Apperson et al. A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains
US6822478B2 (en) Data-driven clock gating for a sequential data-capture device
TWI243979B (en) Method, apparatus, circuit, and system for reducing clock frequency during low workload periods
Mullins et al. Demystifying data-driven and pausible clocking schemes
US7583106B2 (en) Clock circuitry
Beigne et al. Asynchronous circuit designs for the Internet of everything: A methodology for ultralow-power circuits with GALS architecture
JPH04273506A (en) Multiple-clock synchronous processor device
US5564042A (en) Asynchronous clock switching between first and second clocks by extending phase of current clock and switching after a predetermined time and appropriated transitions
WO2014135369A1 (en) Reduction of cpu current ripple and on-chip variation (ocv) oc clock signal
Thonnart et al. Design and implementation of a GALS adapter for ANoC based architectures
Chattopadhyay et al. GALDS: a complete framework for designing multiclock ASICs and SoCs
Fenwick et al. The AlphaServer 8000 series: High-end server platform development
Ono et al. A modular synchronizing FIFO for NoCs
US8086977B2 (en) Design Structure for switching digital circuit clock net driver without losing clock pulses
Yadav et al. DVFS based on voltage dithering and clock scheduling for GALS systems
Balasubramanian et al. Deterministic low-latency data transfer across non-integral ratio clock domains
CN113342718A (en) RTC hardware architecture and read-write control method thereof
Krstic et al. Asynchronous and GALS design-overview and perspectives
Rahmani et al. Design and implementation of reconfigurable FIFOs for Voltage/Frequency Island-based Networks-on-Chip
Tarawneh et al. An RTL method for hiding clock domain crossing latency
Dasgupta et al. Comparative analysis of GALS clocking schemes
Verbitsky et al. StarSync: An extendable standard-cell mesochronous synchronizer
Dobkin et al. Two-phase synchronization with sub-cycle latency
EP3173895A1 (en) Clock tree implementation method, system-on-chip and computer storage medium