[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Salazar-García et al., 2015 - Google Patents

Digital integrated circuit implementation of an identification stage for the detection of illegal hunting and logging

Salazar-García et al., 2015

View PDF
Document ID
5115760826136604886
Author
Salazar-García C
Alfaro-Hidalgo L
Carvajal-Delgado M
Montero-Aragón J
Castro-Gonzalez R
Rodríguez J
Chacón-Rodríguez A
Alvarado-Moya P
Publication year
Publication venue
2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS)

External Links

Snippet

Results of the VLSI implementation of an acoustic classification system's identification stage, intended for the detection of gunshots and chainsaws in a protected tropical area, are shown, with the idea of later building a surveillance wireless sensor network with similar …
Continue reading at repositoriotec.tec.ac.cr (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/11—Complex mathematical operations for solving equations, e.g. nonlinear equations, general mathematical optimization problems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Wedig Lyapunov exponents of stochastic systems and related bifurcation problems
Fang et al. Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling
Koyuncu Implementation of High Speed Tangent Sigmoid Transfer Function Approximations for Artificial Neural Network Applications on FPGA.
Grover et al. Design of FPGA based 32-bit Floating Point Arithmetic Unit and verification of its VHDL code using MATLAB
CN115204076B (en) Logic optimization method and device of integrated circuit, electronic equipment and readable medium
CN116070584B (en) Circuit simulation method, circuit simulation device, electronic equipment and computer readable storage medium
Salazar-García et al. Digital integrated circuit implementation of an identification stage for the detection of illegal hunting and logging
CN114417411A (en) End cloud development system, model processing method, device and equipment
Mavromatis et al. A Wiener path integral formalism for treating nonlinear systems with non-Markovian response processes
Mazahir et al. Probabilistic error analysis of approximate adders and multipliers
George et al. Hardware design procedure: principles and practices
US20040199836A1 (en) Propagating an error through a network
Yamamoto et al. A systematic methodology for design and analysis of approximate array multipliers
Salazar-García et al. RISC-V based sound classifier intended for acoustic surveillance in protected natural environments
US7437340B2 (en) Designing of a logic circuit for testability
Singh et al. Power estimation of FIR filter based on IP modeling for DSP and communication applications
Al-Rikabi et al. Floating-Point Quantization Analysis of Multi-Layer Perceptron Artificial Neural Networks
Parhi Stochastic logic implementations of polynomials with all positive coefficients by expansion methods
Mazher Iqbal et al. FPGA-Based Reconfigurable Architectures for DSP Computations
Tomar et al. Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication
Ago et al. The parallel FDFM processor core approach for neural networks
Caffarena et al. Architectural Synthesis of Fixed‐Point DSP Datapaths Using FPGAs
Charalampidis et al. Implementation and performance of FPGA-accelerated particle flow filter
Calliari et al. FPGA-embedded Linearized Bregman Iteration algorithm for trend break detection
Alimohammad et al. An iterative hardware Gaussian noise generator