[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Yamaguchi et al., 2020 - Google Patents

An energy-efficient time-domain analog CMOS BinaryConnect neural network processor based on a pulse-width modulation approach

Yamaguchi et al., 2020

View PDF
Document ID
5064645173526882636
Author
Yamaguchi M
Iwamoto G
Nishimura Y
Tamukoh H
Morie T
Publication year
Publication venue
IEEE Access

External Links

Snippet

This paper proposes a time-domain analog calculations model based on a pulse-width modulation (PWM) approach for neural network calculations including weighted-sum or multiply-and-accumulate calculation and rectified-linear unit operation. We also propose …
Continue reading at ieeexplore.ieee.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/04—Architectures, e.g. interconnection topology
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G06N3/08—Learning methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N99/00—Subject matter not provided for in other groups of this subclass
    • G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators

Similar Documents

Publication Publication Date Title
Yamaguchi et al. An energy-efficient time-domain analog CMOS BinaryConnect neural network processor based on a pulse-width modulation approach
Du et al. An analog neural network computing engine using CMOS-compatible charge-trap-transistor (CTT)
Kang et al. An on-chip-trainable Gaussian-kernel analog support vector machine
Liu et al. NS-CIM: A current-mode computation-in-memory architecture enabling near-sensor processing for intelligent IoT vision nodes
De et al. Read-optimized 28nm hkmg multibit fefet synapses for inference-engine applications
Pittala et al. Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes
Pittala et al. Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology
Djeffal et al. An approach based on neural computation to simulate the nanoscale CMOS circuits: Application to the simulation of CMOS inverter
Sahay et al. Energy-efficient moderate precision time-domain mixed-signal vector-by-matrix multiplier exploiting 1T-1R arrays
Wang et al. A time-domain analog weighted-sum calculation model for extremely low power VLSI implementation of multi-layer neural networks
Yamaguchi et al. An energy-efficient time-domain analog VLSI neural network processor based on a pulse-width modulation approach
Singh et al. Quantum tunneling based ultra-compact and energy efficient spiking neuron enables hardware SNN
Sedighi et al. Nontraditional computation using beyond-CMOS tunneling devices
Yeo et al. A power and area efficient CMOS stochastic neuron for neural networks employing resistive crossbar array
Yao et al. Computation using mismatch: Neuromorphic extreme learning machines
Vohra et al. CMOS circuit implementation of spiking neural network for pattern recognition using on-chip unsupervised STDP learning
Kilani et al. C3PU: Cross-coupling capacitor processing unit using analog-mixed signal for AI inference
Scott et al. A flash-based current-mode IC to realize quantized neural networks
Bashir et al. A Single Schottky Barrier MOSFET-Based Leaky Integrate and Fire Neuron for Neuromorphic Computing
Li et al. A CMOS rectified linear unit operating in weak inversion for memristive neuromorphic circuits
Paliy et al. Assessment of two-dimensional materials-based technology for analog neural networks
Rezaei et al. A reliable non‐volatile in‐memory computing associative memory based on spintronic neurons and synapses
Varshavsky CMOS artificial neuron on the base of/spl beta/-driven threshold element
Butola et al. A Comprehensive Technique based on Machine Learning for Device and Circuit Modeling of Gate-All-Around Nonosheet Transistors
Lou et al. An energy efficient all-digital time-domain compute-in-memory macro optimized for binary neural networks