[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Reddy et al., 2019 - Google Patents

An efficient exchanged hyper cube for parallel and distributed network

Reddy et al., 2019

View PDF
Document ID
5025492589791074863
Author
Reddy P
Jena S
Prasa V
Publication year
Publication venue
International Journal of Recent Technology and Engineering

External Links

Snippet

Enormously parallel distribution memory designs are accepting and expanding regard to satisfy the expanding need on processing power. Numerous topologies have been projected for interconnecting the processors of distributed computing systems. The …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30943—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type
    • G06F17/30946—Information retrieval; Database structures therefor; File system structures therefor details of database functions independent of the retrieved data type indexing structures
    • G06F17/30961—Trees
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computer systems based on biological models
    • G06N3/02—Computer systems based on biological models using neural network models
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme

Similar Documents

Publication Publication Date Title
Beamer et al. Direction‐optimizing breadth‐first search
US5513371A (en) Hierarchical interconnection network architecture for parallel processing, having interconnections between bit-addressible nodes based on address bit permutations
Xu Topological structure and analysis of interconnection networks
CN102325089A (en) Fat tree type network-on-chip mapping method based on differential evolution and predatory search strategy
CN113079094B (en) Method, device and storage medium for determining processing path of multiprocessor network
Zhou et al. Structure and substructure connectivity of divide-and-swap cube
Reddy et al. An efficient exchanged hyper cube for parallel and distributed network
Wang et al. A message-passing multi-softcore architecture on FPGA for breadth-first search
US20150310328A1 (en) Neural Network Architecture, Production Method And Programs Corresponding Thereto
Guo et al. Embedding hierarchical cubic networks into k-rooted complete binary trees for minimum wirelength
Zhou et al. Optimal path embedding in the exchanged crossed cube
Song et al. Novel graph processor architecture
CN116348890A (en) Neural network processing
Shahraeini An Algorithm for Generating Synthetic Distribution Grids based on Edrös-Rényi Random Graph Model
Farahabady et al. Some topological and combinatorial properties of WK-recursive mesh and WK-pyramid interconnection networks
JP4995724B2 (en) Information processing system and information processing method
Dong et al. Multiple network-on-chip model for high performance neural network
Bass et al. Hamilton Decompositions and (n/2)-Factorizations of Hypercubes
Mukosey et al. Graph based routing algorithm for torus topology and its evaluation for the Angara interconnect
LaRue Boruvka Minimum Spanning Tree Parallel Algorithm, with Applications to Satellite Networks
Bhulania et al. 3D implementation of heterogeneous topologies on MPSoC
Han et al. Path embedding in faulty locally twisted cubes
CN117354265A (en) Data broadcasting method and network for class BC (binary code) graphs
Zelina Hamiltonian paths and cycles in Fibonacci cubes
Latifi et al. Optimal simulation of linear array and ring architectures on multiply-twisted hypercube