[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Shim et al., 2006 - Google Patents

Energy-efficient soft error-tolerant digital signal processing

Shim et al., 2006

View PDF
Document ID
4844035238758239245
Author
Shim B
Shanbhag N
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

In this paper, we present energy-efficient soft error-tolerant techniques for digital signal processing (DSP) systems. The proposed technique, referred to as algorithmic soft error- tolerance (ASET), employs low-complexity estimators of a main DSP block to achieve …
Continue reading at shanbhag.ece.illinois.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits

Similar Documents

Publication Publication Date Title
Shim et al. Energy-efficient soft error-tolerant digital signal processing
Shanbhag et al. Stochastic computation
Anghel et al. Evaluation of a soft error tolerance technique based on time and/or space redundancy
Huang High-efficiency soft-error-tolerant digital signal processing using fine-grain subword-detection processing
Swift et al. Compendium of XRTC radiation results on all single-event effects observed in the Virtex-5QV
Maheshwari et al. Techniques for transient fault sensitivity analysis and reduction in VLSI circuits
Glein et al. Detection of solar particle events inside FPGAs
Sterpone et al. A Novel Error Rate Estimation Approach forUltraScale+ SRAM-based FPGAs
Drake et al. A self-correcting soft error tolerant flop-flop
Lin et al. A low-cost radiation hardened flip-flop
Zhao et al. Evaluating transient error effects in digital nanometer circuits
Kadric et al. Energy reduction through differential reliability and lightweight checking
Valadimas et al. Timing error tolerance in nanometer ICs
Shim et al. Energy-efficient soft error-tolerant digital signal processing
US7698511B2 (en) Interface for writing to memories having different write times
Neto et al. Evaluating fault coverage of bulk built-in current sensor for soft errors in combinational and sequential logic
Kuang et al. Soft error hardening for asynchronous circuits
Khatri Overview of fault tolerance techniques and the proposed TMR generator tool for FPGA designs
Alidash et al. Soft error filtered and hardened latch
Sootkaneung et al. Gate input reconfiguration for combating soft errors in combinational circuits
Chang et al. SERL: Soft error resilient latch design
Floros et al. The time dilation scan architecture for timing error detection and correction
She et al. Tunable SEU-tolerant latch
Smith et al. Experimental verification of the effectiveness of a new circuit to mitigate single event upsets in a Xilinx Artix-7 field programmable gate array
Reddy et al. Radiation hardened by design technique to mitigate single event transients in combinational logic circuits