[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Handbook, 2012 - Google Patents

Volume 1: Device Interfaces and Integration

Handbook, 2012

View PDF
Document ID
4651627068191994265
Author
Handbook H
Publication year

External Links

Snippet

Arria II Device Handbook Page 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-4.3 Volume 1: Device Interfaces and Integration Arria II Device Handbook Document last updated for Altera Complete Design Suite version: Document publication date: 11.1 December …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
US6825698B2 (en) Programmable high speed I/O interface
US9310830B2 (en) High-speed I/O data system
US7557605B2 (en) Heterogeneous configurable integrated circuit
TW201419759A (en) Timing calibration for on-chip interconnect
US7990783B1 (en) Postamble timing for DDR memories
Handbook Volume 1: Device Interfaces and Integration
Specification Virtex-5 Family Overview
Sawyer High-Speed Data Serialization and Deserialization (840 Mb/s LVDS)
Handbook Section I. Stratix II GX Device Data Sheet
Handbook Volume 1: Device Overview and Datasheet
Specifications Global and Hierarchical Clocking
Ouda et al. Application note: FPGA to IBM power processor interface setup
Model Block Performance
Block et al. into four channels.
Stratix 2. Stratix II GX Architecture
PLL_R4 I/O Banks
Devices Chapter Date/Version Changes Made Comments
PLL CMU PLL and Receiver CDR Input Reference Clocking
Stratix III I/O Banks
Specification Virtex-II Pro™ Platform FPGAs: Introduction and Overview
Day I/O and Memory Interfacing Features and Benefits in 7 Series Architecture
Specification Module 1: Introduction and Overview