[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Sobczyk et al., 2008 - Google Patents

Controllable local clock signal generator for deep submicron GALS architectures

Sobczyk et al., 2008

Document ID
4284042943326275929
Author
Sobczyk A
Luczyk A
Pleskacz W
Publication year
Publication venue
2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems

External Links

Snippet

In the paper a local clock signal generator is presented. The structure was designed in regard to use it in GALS (Globally Asynchronous Locally Synchronous) architectures. The circuit was implemented in UMC (United Microelectronics Corporation) 90 nm CMOS …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318594—Timing aspects

Similar Documents

Publication Publication Date Title
US7719316B2 (en) Clock distribution network architecture for resonant-clocked systems
US6421784B1 (en) Programmable delay circuit having a fine delay element selectively receives input signal and output signal of coarse delay element
US6043693A (en) Multiplexed synchronization circuits for switching frequency synthesized signals
US7772889B2 (en) Programmable sample clock for empirical setup time selection
US7042269B2 (en) Method for dynamic balancing of a clock tree
US11962313B2 (en) Adaptive DCO VF curve slope control
US20240243733A1 (en) System of Free Running Oscillators for Digital System Clocking Immune to Process, Voltage and Temperature (PVT) Variations
US9372499B2 (en) Low insertion delay clock doubler and integrated circuit clock distribution system using same
Elboim et al. A clock-tuning circuit for system-on-chip
Sobczyk et al. Controllable local clock signal generator for deep submicron GALS architectures
Oklobdzija Clocking in multi-GHz environment
Melikyan et al. Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 14 nm Technology
US7673267B1 (en) Method and apparatus for reducing jitter in an integrated circuit
US9319037B2 (en) Self-adjusting clock doubler and integrated circuit clock distribution system using same
Wu et al. Low-power design of sequential circuits using a quasi-synchronous derived clock
Melikyan et al. Clock gating and multi-VTH low power design methods based on 32/28 nm ORCA processor
Chou et al. Skew minimization with low power for wide-voltage-range multipower-mode designs
Desai et al. Itanium processor clock design
Pandey et al. New sleep-based PFSCL tri-state inverter/buffer topologies
Eedupuganti et al. High Performance and Power-Aware Scan Flip-Flop Design
Semião et al. Improving the Tolerance of Pipeline Based Circuits to Power Supply or Temperature Variations
Bhesaniya et al. Shift Power Reduction in High-Performance Clock Network Designs
JP2004127012A (en) Synchronous circuit and its design method
Wu et al. Low-power sequential circuit design using T flip-flops
Sivagnaname et al. Controlled-load limited switch dynamic logic circuit