Dowlatabadi, 2000 - Google Patents
A robust, load-insensitive pad driverDowlatabadi, 2000
- Document ID
- 4025787721943417855
- Author
- Dowlatabadi A
- Publication year
- Publication venue
- IEEE Journal of Solid-State Circuits
External Links
Snippet
A new approach to implement load-insensitive integrated pad drivers in monolithic integrated circuits is presented. The design utilizes a source follower topology along with a simple negative feedback approach to fix and control both rise and fall times independent of …
- 238000000034 method 0 abstract description 12
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018507—Interface arrangements
- H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
- H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
- H03K17/163—Soft switching
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/16—Modifications for eliminating interference voltages or currents
- H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
- H03K17/165—Modifications for eliminating interference voltages or currents in field-effect transistor switches by feedback from the output circuit to the control circuit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6724112B2 (en) | Reduced switch on rate low dropout regulator (LDO) bias and compensation method and apparatus | |
KR101293316B1 (en) | Semiconductor integrated circuit having current leakage reduction scheme | |
US8115559B2 (en) | Oscillator for providing a constant oscillation signal, and a signal processing device including the oscillator | |
US7759992B2 (en) | CML circuit and clock distribution circuit | |
US9473127B1 (en) | Input/output (I/O) driver | |
US8884687B2 (en) | Power gating circuit | |
JP5954070B2 (en) | Semiconductor device | |
TWI468892B (en) | Apparatus and method for regulating voltage and electronic device | |
JP4834700B2 (en) | Method for reducing variation in CMOS delay | |
US5905389A (en) | Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver | |
KR102541961B1 (en) | Circuits for implementing a charge/discharge switch in an integrated circuit and methods for implementing the same | |
US8947135B2 (en) | Output circuit and voltage signal output method | |
US20120007577A1 (en) | Dynamically scaling apparatus for a system on chip power voltage | |
US20070057705A1 (en) | Output buffer circuit | |
US11722132B2 (en) | Semiconductor integrated circuit device and semiconductor system including the same | |
US5929664A (en) | Methods, circuits and devices for improving crossover performance and/or monotonicity, and applications of the same in a universal serial bus (USB) low speed output driver | |
US7675347B2 (en) | Semiconductor device operating in an active mode and a standby mode | |
JP2010010920A (en) | Semiconductor integrated circuit | |
JP5078315B2 (en) | Device protection system, device protection method, microelectronic circuit system, trickle current setting method (method to avoid device stress) | |
KR100964920B1 (en) | Power gating circuit and method | |
JP2009536473A (en) | Electronic device and integrated circuit | |
Dowlatabadi | A robust, load-insensitive pad driver | |
US8638148B2 (en) | Edge rate control | |
US6563351B2 (en) | Semiconductor integrated circuit having output buffer | |
CN110417256B (en) | Apparatus and method for controlling charge pump circuit |