Abstract
Memory is a basic and essential component for all VLSI systems. As nanoscale complementary metal oxide semiconductor (nano-CMOS) technology is growing, VLSI designers are facing new challenges for fast, low power and high robust memory design. According to the recent trends at nanometer and beyond technology node, noise margins and leakage power dissipation are the challenging parameters for memory cell design engineers. In this paper, an effective MTCMOS asymmetrical SRAM cell is proposed for the designing of memory architecture with least leakage power dissipation and high data stability. Circuit parameters of asymmetrical 7T SRAM cell such as propagation delay, leakage power dissipation and stability are evaluated and compared with ground-gated 6T SRAM cell for designing ultra-low power memory architecture. Pre and post layout simulations of asymmetrical ground-gated 7T (Asym7T) SRAM cell and 4 × 4 memory array architecture are done to get real results. Post layout simulation results are degraded as compared to pre layout simulation results due to inclusion of parasitics. FF corner simulation of Asym7T SRAM cell has delay reduced up to 4.01 × as compared to standard simulation of Asym7T SRAM cell. Asym7T SRAM cell has very less leakage current consumption as compared to standard ground-gated 6T SRAM cell. Asym7T SRAM cell has higher write, read and hold SNM up to 67.45%, 52.18% and 46.56% as compared to ground-gated standard 6T SRAM cell. 4 × 4 memory architecture along with peripheral circuitry such as Asym7T SRAM cells array, decoder and sense amplifiers are designed and simulated. The simulation results are obtained at 1.2 V supply voltage using Cadence EDA tool with 180 nm GPDK technology file.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Pavlov, A., Sachdev, M.: CMOS SRAM Circuit Design and Parametric Test in Nano scaled Technologies: Process-aware SRAM Design and Test. Springer Science and Business Media (2008)
Mutoh, S., et al.: 1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS. IEEE J. Solid State Circuits, New York 30(8), 847–854 (1995)
Wei, L., et al.: Design and optimization of dual-threshold circuits for low-voltage low-power applications. IEEE Trans. VLSI Syst. New York 7(1), 16–24 (1999)
Seevinck, E., List, F. J., Lohstroh, J.: Statis-noise margin analysis of MOS SRAM cells. IEEE J. Solid-State Circuits SC-22(5) (1987)
Sanvale, P., Gupta, N., Neema, V., Shahc, A.P., Vishvakarma, S.K.: An improved read-assist energy efficient single ended P-P-N based 10T SRAM cell for wireless sensor network. Microelectron. J. 92, 104611 (2019)
Parihar, P., Gupta, N., Neema, V., Singh, P.: Investigation of MTCMOS 6T SRAM cell for ultra-low power applications. In: 2nd International Conference on Nano-electronics, Circuits & Communication Systems (NCCS-2016), pp. 49, 25–26 (2016)
Jiao, H., Qiu, Y., Kursun, V.: Variability-aware 7T SRAM circuit with low leakage high data stability SLEEP mode. IEEE J. Solid-State Circuits 43 (2008)
Oniciuc, L., Andrei, P.: Random doping fluctuation effects on static noise margins of 6TSRAM cells. In: Solid-State and Integrated Circuit Technology, pp. 488–491 (2008)
(Steve) Kang, S.-M., Leblebigi, Y.: CMOS Digital Integrated Circuits: Analysis and Design, Ch. 10, pp. 198–200. McGraw-Hill Higher Education (2003)
Mukhopadhyay, S., Raychoudhury, A., Roy, K.: Accurate Estimation of total leakage current in scaled CMOS logic circuits based on compact current modelling. In: Proceedings of Design Automation Conference, Anaheim, California, USA, pp. 169–174 (2003)
Tawfik, S.A.: Digital circuit methodologies for low power and robust nanoscale integration. Ph.D. thesis, University of Wisconsin, Madison (2009)
Liu, D., Svenson, C.: Power consumption estimation in CMOS VLSI chips. IEEE J. Solid State Circuits 29(6), 663–670 (1994)
Jiao, H., Qiu, Y., Kursan, V.: Low power and robust memory circuits with asymmetrical ground gating. Microelectron. J. 48, pp. 109–119 (2016)
Acknowledgements
This work was supported by, Teachers Associateship for Research Excellence (TARE) scheme of Science and Engineering Research Board (SERB) DST, Government of India, New Delhi. File No: SERB/F/11697/2018-19 dated 27 February 2019.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Neema, V., Parihar, P., Vishvakarma, S.K. (2021). Design and Analysis of Ultra-Low Power Memory Architecture with MTCMOS Asymmetrical Ground-Gated 7T SRAM Cell. In: Biswas, A., Saxena, R., De, D. (eds) Microelectronics, Circuits and Systems. Lecture Notes in Electrical Engineering, vol 755. Springer, Singapore. https://doi.org/10.1007/978-981-16-1570-2_12
Download citation
DOI: https://doi.org/10.1007/978-981-16-1570-2_12
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-16-1569-6
Online ISBN: 978-981-16-1570-2
eBook Packages: EngineeringEngineering (R0)