[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ Skip to main content
Springer Nature Link
Log in

An Efficient Technique to Detect Stealthy Hardware Trojans Independent of the Trigger Size

  • Published:
Journal of Electronic Testing Aims and scope Submit manuscript

Abstract

Detecting Hardware Trojans (HTs) in digital circuits might be a challenging problem due to the stealthy nature of these malicious unwanted guests. The trigger part which is supposed to activate the Trojan under exceptional conditions, is often inserted at rare–switched nets of the design to hide them from usual verification tests mechanisms. Existing Trojan detection methods straggle in detecting modern Trojans which mostly have exploit multiple-input triggering parts to drive small payloads. Addressing such multiple-input triggering circuitries needs wise activation mechanisms with a reasonable time-complexity to serve as a feasible solution for large commercial designs. In this paper we present an algorithm which analyses fan-in and fan-out cones along with the Hardware Trojan susceptibility of the most suspicions nets of gate-level designs to find subsets of them which could most probably activate an inserted HT. Then a fast test vector generation algorithm is proposed to excite as many susceptible nets as possible for achieving the multiple nets excitation requirement. The results of applying the proposed algorithms on the TRIT and trust-hub benchmark suites show an average of 89% HT detection coverage while the required maximum run time is much smaller than the previous state of the art methods.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10

Similar content being viewed by others

References

  1. Bhunia S, Abramovici M, Agrawal D, Bradley P, Hsiao MS, Plusquellic J, Tehranipoor M (2013) Protection against hardware trojan attacks: towards a comprehensive solution. IEEE Design Test 30(3):6–17

    Article  Google Scholar 

  2. Bhunia S, Tehranipoor M (2018) Hardware security: a hands-on learning approach. Morgan Kaufmann, San Mateo

    Google Scholar 

  3. Chakraborty RS, Wolff F, Paul S, Papachristou C, Bhunia S (2009) MERO: a statistical approach for hardware trojan detection. In: Cryptographic hardware and embedded systems - CHES, pp 396–410

    Google Scholar 

  4. Cruz J, Farahmandi F, Ahmed A, Mishra P (2018) Hardware trojan detection using ATPG and model checking. In: 2018 31st international conference on VLSI design and 2018 17th international conference on embedded systems (VLSID), pp 91–96

  5. Cruz J, Huang Y, Mishra P, Bhunia S (2018) An automated configurable trojan insertion framework for dynamic trust benchmarks. In: 2018 design, automation test in europe conference exhibition (DATE), pp 1598–1603

  6. Dupuis S, Flottes M, Di Natale G, Rouzeyre B (2018) Protection against hardware trojans with logic testing: proposed solutions and challenges ahead. IEEE Design Test 35(2):73–90

    Article  Google Scholar 

  7. Goel P (1981) An implicit enumeration algorithm to generate tests for combinational logic circuits. IEEE Trans Comput 3:215–222

    Article  Google Scholar 

  8. Goldstein LH, Thigpen EL (1980) SCOAP: sandia controllability/observability analysis program. In: 17th design automation conference. IEEE, pp 190–196

  9. Haider S, Kamran CJ, Ahmad M, Shila DM, Khan O, Dijk MV (2014) Hatch: a formal framework of hardware trojan design and detection. University of Connecticut, Cryptol. ePrint Arch., Tech. Rep 943

  10. Hamzaoglu I, Patel JH (1999) New techniques for deterministic test pattern generation. J Electron Test 5 (1):63–73

    Article  Google Scholar 

  11. Li H, Liu Q, Zhang J (2016) A survey of hardware trojan threat and defense. Integration 55:426–437

    Article  Google Scholar 

  12. Lixiang S, Dejun M, Cao G, Qin M, Blackstone J, Kastner R (2018) Symbolic execution based test-patterns generation algorithm for hardware trojan detection. Comput Secur 78:267–280

    Article  Google Scholar 

  13. Navabi Z (2011) Digital system test and testable design: using HDL models and architectures. Springer, US

    Book  Google Scholar 

  14. Saha S, Chakraborty RS, Srinivasa Shashank Nuthakki A, Mukhopadhyay D (2015) Improved test pattern generation for hardware trojan detection using genetic algorithm and boolean satisfiability. In: Cryptographic hardware and embedded systems – CHES 2015, pp 577–596

    Google Scholar 

  15. Salmani H, Tehranipoor M, Karri R (2013) On design vulnerability analysis and trust benchmarks development. In: 2013 IEEE 31st international conference on computer design (ICCD), pp 471–474

  16. Salmani H, Tehranipoor M, Plusquellic J (2012) A novel technique for improving hardware trojan detection and reducing trojan activation time. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20(1):112–125

    Article  Google Scholar 

  17. Sebt SM, Patooghy A, Beitollahi H, Kinsy M (2018) Circuit enclaves susceptible to hardware trojans insertion at gate-level designs. IET Comput Digital Techn 12(6):251–257

    Article  Google Scholar 

  18. Shakya B, He T, Salmani H, Forte D, Bhunia S, Tehranipoor M (2017) Benchmarking of hardware trojans and maliciously affected circuits. J Hardware Syst Secur 1(1):85–102

    Article  Google Scholar 

  19. Trust-Hub web site, https://www.trust-hub.org

  20. Voyiatzis AG, Stefanidis KG, Kitsos P (2016) Efficient triggering of trojan hardware logic. In: 2016 IEEE 19th international symposium on design and diagnostics of electronic circuits systems (DDECS), pp 1–6

  21. Waksman A, Suozzo M, Sethumadhavan S (2013) FANCI: identification of stealthy malicious logic using boolean functional analysis. In: Proceedings of the 2013 ACM SIGSAC conference on computer & communications security, pp 697–708

  22. Wolff F, Papachristou C, Bhunia S, Chakraborty RS (2008) Towards trojan-free trusted ICs: problem analysis and detection scheme. In: Proceedings of the conference on design, automation and test in europe, pp 1362–1365

  23. Xiao K, Forte D, Jin Y, Karri R, Bhunia S, Tehranipoor M (2016) Hardware trojans: lessons learned after one decade of research. ACM Trans Design Autom Electron Syst (TODAES) 22(1):6–23

    Google Scholar 

  24. Zhang J, Yuan F, Wei L, Liu Y, Xu Q (2015) VeriTrust: verification for hardware trust. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 34(7):1148–1161

    Article  Google Scholar 

  25. Zhou Z, Guin U, Agrawal VD (2018) Modeling and test generation for combinational hardware trojans. In: 2018 IEEE 36th VLSI test symposium (VTS), pp 1–6

Download references

Author information

Authors and Affiliations

  1. Department of Computer Engineering, Iran University of Science & Technology, Tehran, Iran

    S. M. Sebt & H. Beitollahi

  2. Department of Computer Science, University of Central Arkansas, Conway, AR, 72035, USA

    A. Patooghy

Authors
  1. S. M. Sebt
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. A. Patooghy
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. H. Beitollahi
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to H. Beitollahi.

Additional information

Responsible Editor: M. Hsiao

Publisher’s Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Sebt, S.M., Patooghy, A. & Beitollahi, H. An Efficient Technique to Detect Stealthy Hardware Trojans Independent of the Trigger Size. J Electron Test 35, 839–852 (2019). https://doi.org/10.1007/s10836-019-05848-2

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s10836-019-05848-2

Keywords

Search

Navigation