Abstract
Smart vision systems on a chip are promising for embedded applications. Currently, flexibility in the choice of integrated pre-processing tools is obtained at the expense of total silicon area and fill factor, which are otherwise optimized provided that the sensor performs a specific task. We propose a new architecture based on macropixel-level processing to improve the trade-off by using the same processing elements (PEs) for a whole group of pixels. In this paper, we show through transistor-level simulations the feasibility of using macropixel PEs. Their operative part is analog to avoid the bottleneck of analog to digital converters and has digital control which is distributed in and out of the matrix of pixels. PEs are designed to be suitable for coefficient-reconfigurable spatial and temporal filtering. Sharing electronics among several pixels and matching existing algorithms to the target architecture allow for such programmability without degrading too much pixel area nor fill factor.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Massari, N., Gottardi, M., Gonzo, L., Stoppa, D., & Simoni, A. (2005). A CMOS image sensor with programmable pixel-level analog processing. IEEE Transactions on Neural Networks, 16, 1673–1684.
Fossum, E. (1997). CMOS image sensors: Electronic camera-on-a-chip. IEEE Transactions on Electron Devices, 44, 1689–1698.
Schmitz, J., Gharzai, M., Balkir, S., Hoffman, M., White, D., & Schemm, N. (2017). A 1000 frames/s vision chip using scalable pixel-neighborhood-level parallel processing. IEEE Journal of Solid-State Circuits, 52, 556–568.
Zarándy, A. (2011). Focal-plane sensor-processor chips. Berlin: Springer.
Dubois, J., Ginhac, D., Paindavoine, M., & Heyrman, B. (2008). A 10,000 fps CMOS sensor with massively parallel image processing. IEEE Journal of Solid-State Circuits, 43, 706–717.
Katic, N., Schmid, A., & Leblebici, Y. (2014). A retina-inspired robust on-focal-plane multi-band edge-detection scheme for CMOS image sensors. In Midwest symposium on circuits and systems.
Kim, D., & Culurciello, E. (2013). Tri-mode smart vision sensor with 11-transistors/pixel for wireless sensor networks. IEEE Sensors Journal, 13, 2102–2108.
Fernández-Berni, J., Carmona-Galán, R., & Carranza-González, L. (2011). FLIP-Q: A QCIF resolution focal-plane array for low-power image processing. IEEE Journal of Solid-State Circuits, 46, 669–680.
Li, H., Zhang, Z., Yang, J., Liu, L., & Wu, N. (2015). A novel vision chip architecture for image recognition based on convolutional neural network. In IEEE 11th international conference on ASIC.
Zhao, B., Zhang, X., Chen, S., Low, K.-S., & Zhuang, H. (2012). A 64 × 64 CMOS image sensor with on-chip moving object detection and localization. IEEE Transactions on Circuits and Systems for Video Technology, 22, 581–588.
Massari, N., & Gottardi, M. (2007). A 100 dB dynamic-range CMOS vision sensor with programmable image processing and global feature extraction. IEEE Journal of Solid-State Circuits, 42, 647–657.
Carmona-Galán, R., Fernández-Berni, J., & Rodriguez-Vázquez, A. (2015). Automatic DR and spatial sampling rate sdaptation for secure and privacy-aware ROI tracking based on focal-plane image processing. In Image sensors workshop. http://imagesensors.org/2015-paper/. Accessed 10 January 2018.
Peizerat, A., et al. (2015). A 120 dB DR and 5 μm pixel pitch imager based on local integration time adaptation. In Image sensors workshop. http://imagesensors.org/2015-paper/. Accessed 10 January 2018.
Martel, J., Chau, M., Cook, M., & Dudek, P. (2015). Pixel interlacing to trade off the resolution of a cellular processor array against more registers. In European conference on circuit theory and design (ECCTD).
Suárez, M., et al. (2013). A 176 × 120 pixel CMOS vision chip for gaussian filtering with massivelly parallel CDS and A/D conversion. In European conference on circuit theory and design (ECCTD).
Yin, C., Chiu, C.-F., & Hsieh, C.-C. (2016). A 0.5 V, 14.28kframes/s, 96.7 dB smart image sensor with array-level image signal processing for IoT applications. IEEE Transactions on Electron Devices, 63, 1134–1140.
Choi, J., Park, S., Cho, J., & Yoon, E. (2014). A 3.4-μW object-adaptive CMOS image sensor with embedded feature extraction algorithm for motion-triggered object-of-interest imaging. IEEE Journal of Solid-State Circuits, 49, 289–300.
Dalal, N., & Triggs, B. (2005). Histograms of oriented gradients for human detection. In IEEE computer society conference on computer vision and pattern recognition.
Bourrasset, C., Maggiani, L., Salvadori, C., Sérot, J., Pagano, P., & Berry, F. (2013). FPGA implementations of histograms of oriented gradients in FPGA. In Workshop on architecture of smart cameras (WASC) 2013. http://www.eunevis.org/wasc2013/index.php/en/programwasc.html. Accessed 10 January 2018.
Sugawa, S., Akahane, N., Adachi, S., Mori, K., Ishiuchi, T., Mizobuchi, K. (2005). A 100 dB dynamic range CMOS image sensor using a lateral overflow integration capacitor. In IEEE international solid-state circuits conference.
Chae, Y., & Han, G. (2009). Low voltage, low power, inverter-based switched-capacitor delta-sigma modulator. IEEE Journal of Solid-State Circuits, 44, 458–472.
Bisiaux, P., Lelandais-Perrault, C., Kolar, A., Benabes, P., Vinci dos Santos, F. (2017). A 14-b two step inverter-based sigma-delta ADC for CMOS image sensor. In IEEE international new circuits and systems conference (NEWCAS).
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
About this article
Cite this article
Le Hir, J., Kolar, A. & Vinci Dos Santos, F. Distributed mixed-signal architecture for programmable smart image sensors. Analog Integr Circ Sig Process 97, 493–501 (2018). https://doi.org/10.1007/s10470-018-1342-y
Received:
Revised:
Accepted:
Published:
Issue Date:
DOI: https://doi.org/10.1007/s10470-018-1342-y