8000 2268977258 · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View 2268977258's full-sized avatar
2 followers · 0 following

Block or report 2268977258

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. binocular-stitching binocular-stitching Public

    基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后通过匹配结果计算拼接参数，完成图像的拼接。

    Verilog 9 41FC

  2. 32-bit-Floating-Point-Adder 32-bit-Floating-Point-Adder Public

    32位单精度浮点数加法器是一种专门用于执行符合IEEE 754标准的32位单精度浮点数加法运算的数字电路。这种加法器在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时，如科学计算、图形处理、机器学习等应用领域。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器的完整设计。该设计的目标是通过Verilog实现一个能够处理两输入浮点数的加法运算模块。

    Verilog 4

  3. 111 111 Public

0