8000 1dreamofsoul / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View 1dreamofsoul's full-sized avatar

Block or report 1dreamofsoul

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Various HDL (Verilog) IP Cores

Verilog 787 222 Updated Jul 1, 2021

8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.

Verilog 180 47 Updated Oct 9, 2019

8051 core

Verilog 104 34 Updated Jul 17, 2014

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

4,622 736 Updated May 15, 2022

A maintained ctags implementation

C 6,789 632 Updated May 11, 2025

SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU

SystemVerilog 22 1 Updated Jul 29, 2024

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

Verilog 295 67 Updated Sep 14, 2023

8051 microprocessor. Written in C and VHDL. 8051 microprocessor. Written in C and VHDL. Currently in development for firmware upgrades and support for most serial standard protocols.

Assembly 2 Updated Oct 5, 2021

PID controller on an FPGA with custom RS232 addressing protocol.

Verilog 22 3 Updated Sep 7, 2021
0