Lists (1)
Stars
A FPGA friendly 32 bit RISC-V CPU implementation
Remote-control examples for our instruments. Here you find all ready-to-use example code scripts and projects.
A simple Android scientific calculator
A Genshin-HitTheRock Game based on LabVIEW
Plugins to make Autoware vector maps in Unity
Wang Ruifan's personal pages
A Complete coverage path generator based on autoware vector map.
A small autonomous driving road sweeper based on jetson using autoware
A 2D Laser SLAM car based on phytiumpi heterogeneous multi-core
🔄 FPGA architecture generation using Genetic Algorithm.
Open-source Windows and Office activator featuring HWID, Ohook, TSforge, KMS38, and Online KMS activation methods, along with advanced troubleshooting.
A genetic algorithm based optimizer for HLS directives DSE
Verilog digital signal processing components
A FPGA supported RISC-V CPU with 5-stage pipeline implemented in Verilog HDL
GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input data. Along with the layout file, it requires a so called pr…
《UVM实战》书本源代码和UVM 1.1d源码及Doc
System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment