8000 GitHub - unvariant/riscv-cpu
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

unvariant/riscv-cpu

Repository files navigation

RISCV CPU

Supports the base RV32I instruction set (no ebreak or ecall). Processor has 5 stages and is pipelined.

ROM and RAM are in separate memory spaces.

Supports synthesis to a BASYS3 fpga and has support for vga, switches, buttons, and gpio.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published
0