#
chipdesign
Here are 3 public repositories matching this topic...
Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF
-
Updated
May 9, 2022 - SystemVerilog
SVDB Gateway : DPI-C library that links SystemVerilog simulations with external SQLite databases for configuration, logging, and verification.
opensource sql sqlite dpi eda sqlite3 systemverilog uvm ipxact uvm-ral-model hardwareverification chipdesign asicdesig designverification
-
Updated
Jun 22, 2025 - Python
Improve this page
Add a description, image, and links to the chipdesign topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the chipdesign topic, visit your repo's landing page and select "manage topics."