xilinx

Star

Here are 94 public repositories matching this topic...

pConst / basic_verilog

Star

Must-have verilog systemverilog modules

Updated Apr 8, 2025
Verilog

ultraembedded / biriscv

Sponsor

Star

32-bit Superscalar RISC-V CPU

linux asic cpu fpga verilog xilinx superscalar in-order risc-v branch-prediction coremark rv32i verilator riscv-linux rv32im artix-7 pipelined-processors

Updated Sep 18, 2021
Verilog

open-sdr / openwifi-hw

Star

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

linux fpga zynq hls hardware vhdl rtl verilog xilinx sdr wi-fi analog-devices ieee80211 dma software-defined-radio ofdm csma ad9361 mac80211

Updated May 7, 2025
Verilog

ZipCPU / wb2axip

Star

Bus bridges and other odds and ends

fpga gplv3 xilinx wishbone xilinx-vivado wishbone-bus axi-bus

Updated Apr 14, 2025
Verilog

lastweek / fpga_readings

Star

Recipe for FPGA cooking

fpga hls rtl verilog xilinx vivado-hls

Updated Sep 29, 2024
Verilog

nxbyte / Verilog-Projects

Star

This repository contains source code for past labs and projects involving FPGA and Verilog based designs

simulator encoder decoder priority verilog xilinx testbenches multiplexer comparator adder system-verilog xilinx-vivado half-adder traffic-light-controller full-adder ripple-adder look-ahead-adder

Updated Oct 2, 2019
Verilog

nxbyte / ARM-LEGv8

Star

Verilog Implementation of an ARM LEGv8 CPU

arm verilog xilinx isa vivado hazard-detection ldr pipeline-cpu single-cycle hennessy patterson legv8-arm multi-cycle arm-legv8-simulator forwarding-unit

Updated Oct 3, 2018
Verilog

chipsalliance / yosys-f4pga-plugins

Star

Plugins for Yosys developed as part of the F4PGA project.

toolchain fpga eda xilinx yosys xilinx-fpga yosys-plugin f4pga

Updated May 14, 2024
Verilog

OVGN / OpenHBMC

Star

Open-source high performance AXI4-based HyperRAM memory controller

fpga xilinx vivado

Updated Oct 6, 2022
Verilog

jfoshea / Viterbi-Decoder-in-Verilog

Star

An efficient implementation of the Viterbi decoding algorithm in Verilog

viterbi-algorithm fpga xilinx verilog-hdl viterbi-decoder

Updated Mar 15, 2024
Verilog

pontazaricardo / Verilog_Calculator_Matrix_Multiplication

Star

This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.

calculator vhdl matrix-multiplication verilog xilinx hardware-designs xilinx-fpga low-level-programming xilinx-ise xilinx-vivado ic-design

Updated Aug 12, 2017
Verilog

Xilinx / xup_fpga_vivado_flow

Star

AMD Xilinx University Program Vivado tutorial

fpga hardware xilinx vivado

Updated Feb 13, 2023
Verilog

Elphel / x393

Star

mirror of https://git.elphel.com/Elphel/x393

fpga camera verilog xilinx machine-vision imaging open-core nc393

Updated Mar 16, 2023
Verilog

JeffDeCola / my-verilog-examples

Star

A place to keep my synthesizable verilog examples.

simulator asic fpga hardware waveform verilog xilinx synthesis vivado systemverilog gtkwave hdl iverilog hardware-description-language verilog-simulator asic-design synthesize hardware-architecture

Updated Apr 20, 2025
Verilog

Elphel / eddr3

Star

mirror of https://git.elphel.com/Elphel/eddr3

fpga zynq ddr verilog xilinx open-core ddr3 memory-controller

Updated Oct 16, 2017
Verilog

ahirsharan / 32-Bit-Floating-Point-Adder

Star

Verilog Implementation of 32-bit Floating Point Adder

verilog xilinx vlsi

Updated May 4, 2020
Verilog

tongplw / HW-Syn-Lab

Star

⚙Hardware Synthesis Laboratory Using Verilog

hardware verilog xilinx vivado uart vga basys3 hardware-synthesis

Updated May 10, 2020
Verilog

Teddy-van-Jerry / sdr-psk-fpga

Star

Dual-Mode PSK Transceiver on SDR With FPGA

synchronization fpga zynq amd verilog xilinx sdr vivado transceiver software-defined-radio psk demodulation modulation qpsk bpsk zynq-7000 costas-loop zynq-7020 gardner

Updated Oct 9, 2024
Verilog

leonow32 / verilog-fpga

Star

Many peripherals in Verilog ready to use

fpga verilog xilinx altera systemverilog lattice cpld machxo2 machxo

Updated Dec 29, 2024
Verilog

Goshik92 / SHA256Hasher

Star

SHA-256 IP core for ZedBoard (Zynq SoC)

arm fpga zynq xilinx sha256 vivado systemverilog soc zedboard

Updated Jun 22, 2018
Verilog

Improve this page

Add a description, image, and links to the xilinx topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the xilinx topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

xilinx

Here are 94 public repositories matching this topic...

pConst / basic_verilog

ultraembedded / biriscv

open-sdr / openwifi-hw

ZipCPU / wb2axip

lastweek / fpga_readings

nxbyte / Verilog-Projects

nxbyte / ARM-LEGv8

chipsalliance / yosys-f4pga-plugins

OVGN / OpenHBMC

jfoshea / Viterbi-Decoder-in-Verilog

pontazaricardo / Verilog_Calculator_Matrix_Multiplication

Xilinx / xup_fpga_vivado_flow

Elphel / x393

JeffDeCola / my-verilog-examples

Elphel / eddr3

ahirsharan / 32-Bit-Floating-Point-Adder

tongplw / HW-Syn-Lab

Teddy-van-Jerry / sdr-psk-fpga

leonow32 / verilog-fpga

Goshik92 / SHA256Hasher

Improve this page

Add this topic to your repo