8000 Pull requests · tock/tock · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Pull requests: tock/tock

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

Introduce the x86 working group documentation
#4474 opened Jun 19, 2025 by alevy Queued
2 tasks done
boards: make STACK_MEMORY not pub WG-OpenTitan In the purview of the OpenTitan working group.
#4473 opened Jun 19, 2025 by bradjc Loading…
2 tasks done
[Mobisys Tutorial] Thread Module Updates
#4468 opened Jun 13, 2025 by tyler-potyondy Loading…
2 tasks done
Initial MMU support component kernel risc-v RISC-V architecture
#4465 opened Jun 12, 2025 by Ioan-Cristian Loading…
13 tasks
arch/x86: Changed system call ABI P-Significant This is a substancial change that requires review from all core developers. waiting-on-author
#4452 opened Jun 3, 2025 by Ioan-Cristian Loading…
2 tasks done
kernel: Implement ProcessArray to hold an array of &Processs with interior mutability component kernel WG-OpenTitan In the purview of the OpenTitan working group.
#4447 opened May 23, 2025 by bradjc Loading…
2 tasks done
style: spell out constants used in crypto interfaces component HIL This affects a Tock HIL interface. kernel
#4443 opened May 21, 2025 by ppannuto Loading…
1 of 2 tasks
boards: add initial code for Raspberry Pi Pico 2
#4416 opened Apr 29, 2025 by JADarius Loading…
7 tasks done
Refactor App memory MPU configuring methods kernel risc-v RISC-V architecture
#4374 opened Mar 17, 2025 by vrindisbacher Draft
1 task done
kernel: Add ProcessArray type to abstract the PROCESSES array with interior mutability component kernel risc-v RISC-V architecture WG-OpenTitan In the purview of the OpenTitan working group.
#4373 opened Mar 16, 2025 by alevy Loading…
2 tasks done
Basic 64-bit and CHERI on RISC-V support component kernel P-Significant This is a substancial change that requires review from all core developers. risc-v RISC-V architecture tock-libraries This affects libraries supported by the Tock project
#4365 opened Mar 12, 2025 by alevy Loading…
2 tasks done
doc: add TRD: Dynamic Process Loading documentation
#4338 opened Feb 12, 2025 by bradjc Loading…
2 tasks done
Change baud rate to NonZeroU32 blocked Waiting on something, like a different PR or a dependency. component HIL This affects a Tock HIL interface. kernel nrf Change pertains to the nRF5x family of MCUs. sam4l Change pertains to the SAM4L MCU. stm32 Change pertains to the stm32 family of MCUSs WG-OpenTitan In the purview of the OpenTitan working group.
#4255 opened Nov 26, 2024 by Ioan-Cristian Loading…
2 tasks done
kernel: Add support for device pass through support HIL This affects a Tock HIL interface. kernel P-Significant This is a substancial change that requires review from all core developers. waiting-on-author WG-Network In the purview of the Network working group.
#4168 opened Sep 9, 2024 by alistair23 Loading…
2 tasks done
Autogenerate libtock-c syscall libraries
#4111 opened Jul 19, 2024 by bradjc Draft
2 tasks
Initial Support for Multicore Tock component HIL This affects a Tock HIL interface. kernel P-Significant This is a substancial change that requires review from all core developers. risc-v RISC-V architecture tock-libraries This affects libraries supported by the Tock project
#4110 opened Jul 19, 2024 by cherrypiejam Draft
1 of 3 tasks
tock_registers::peripheral!: Sound and testable register definitions tock-libraries This affects libraries supported by the Tock project
#4001 opened May 21, 2024 by jrvanwhy Draft
Replace static muts with new CoreLocal construct component HIL This affects a Tock HIL interface. kernel nrf Change pertains to the nRF5x family of MCUs. WG-Network In the purview of the Network working group.
#3945 opened Mar 31, 2024 by alevy Draft
4 tasks
ProTip! Filter pull requests by the default branch with base:master.
0