8000 Pull requests · sifive/sifive-blocks · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Pull requests: sifive/sifive-blocks

New pull request New
7 Open 156 Closed
7 Open 156 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

fix for chipsalliance/rocket-chip#2496
#177 opened May 13, 2022 by sequencer Loading…
remove objectmodule
#176 opened Apr 23, 2022 by sequencer Loading…
I2C: Add reg-shift = <2>; to device tree
#174 opened Oct 14, 2021 by harrisonliew Loading…
Added PERSTn reset circuitry - Needs review Do not merge enhancement
#168 opened Oct 9, 2020 by KowshikSiFive Loading…
Timer: ip bits should be volatile (bp #149)
#153 opened Jul 7, 2020 by mergify bot Loading…
Fixed timer tuples
#146 opened May 11, 2020 by tampler Loading…
1
uart: Add a "txdone" register, set compat to "sifive,uart1"
#90 opened Oct 19, 2018 by palmer-dabbelt Loading…
15
ProTip! Add no:assignee to see everything that’s not assigned.
0