8000 sd1219 / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View sd1219's full-sized avatar

Block or report sd1219

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Multi-bit Synchronization across Clock Domains

SystemVerilog 9 4 Updated May 18, 2018

I2C, SPI, UART memory bridge

SystemVerilog 4 2 Updated Feb 26, 2018

PCI Express ® Base Specification Revision 3.0

SystemVerilog 11 6 Updated May 23, 2018

Verilog Ethernet components for FPGA implementation

Verilog 2,618 773 Updated Feb 27, 2025

Virtual whiteboard for sketching hand-drawn like diagrams

TypeScript 103,105 10,196 Updated Jul 4, 2025

Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)

Python 42 6 Updated Dec 17, 2024

draws an SVG schematic from a JSON netlist

JavaScript 709 91 Updated Jan 25, 2024

automatic verilog from comments

JavaScript 4 Updated May 16, 2025

🕒 Static Timing Analysis diagram renderer

JavaScript 13 2 Updated Dec 13, 2023

😎 A curated list of awesome RISC-V implementations

137 13 Updated Mar 12, 2023

Hardware Description Languages

1,041 97 Updated Feb 7, 2025
0