-
system_verilog-LI-Devesh Public
Forked from deveshjani612/System_VerilogCodes are attached respective of the day number posted on LinkedIn series of System Verilog and ASIC Verification learning
Verilog UpdatedApr 21, 2025 -
SystemVerilogCourse-MFRA Public
Forked from mbits-mirafra/SystemVerilogCourseThis is a detailed SystemVerilog course
SystemVerilog UpdatedMar 4, 2025 -
pyslint_srini Public
Forked from AsFigo/pyslintSystemVerilog Linter based on pyslang
SystemVerilog MIT License UpdatedFeb 23, 2024 -
APB_PROTOCOL_training_uvm Public
Forked from KOTHAVANI/APB_PROTOCOLSystemVerilog UpdatedFeb 5, 2024 -
hdl-registers Public
Forked from hdl-registers/hdl-registersAn open-source HDL register code generator fast enough to run in real time.
Python BSD 3-Clause "New" or "Revised" License UpdatedJan 30, 2024 -
-
GAP-Ment-abs-class Public
Forked from OYounis/GAPA generic agent pattern that can be reused with multiple interfaces/protocols
SystemVerilog UpdatedJan 5, 2024 -
-
vhdl-style-guide-py-vhdl Public
Forked from jeremiah-c-leary/vhdl-style-guideStyle guide enforcement for VHDL
Python GNU General Public License v3.0 UpdatedJan 2, 2024 -
rggen_csr Public
Forked from rggen/rggenCode generation tool for configuration and status registers
Ruby MIT License UpdatedDec 20, 2023 -
VHLD_parse Public
A collection of Python scripts to make working with VHDL easier
-
umi_chiplet_ZeroASIC Public
Forked from zeroasiccorp/umiUniversal Memory Interface (UMI)
Verilog Apache License 2.0 UpdatedNov 27, 2023 -
-
blockwork Public
Forked from blockwork-eda/blockworkAn opinionated build environment for EDA projects
Python Apache License 2.0 UpdatedNov 24, 2023 -
HDLGen_nvidia Public
Forked from WilsonChen003/HDLGenHDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve
-
eda-log-file-warning-suppressor Public
Forked from jeremiah-c-leary/eda-log-file-warning-suppressorSuppresses warnings in EDA logfiles.
Python GNU General Public License v3.0 UpdatedOct 21, 2023 -
AutoSVA_fv_univ Public
Forked from PrincetonUniversity/AutoSVAAutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made in the signal declaration section of an RTL module, generat…
Python Other UpdatedSep 20, 2023 -
AutoCC_FV_Univ Public
Forked from morenes/AutoCCMethodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operates at RTL to exhaustively examine any machine state left by …
Standard ML UpdatedSep 8, 2023 -
vunit Public
Forked from VUnit/vunitVUnit is a unit testing framework for VHDL/SystemVerilog
-
basejump_stl Public
Forked from bespoke-silicon-group/basejump_stlBaseJump STL: A Standard Template Library for SystemVerilog
-
riscemu Public
Forked from AntonLydike/riscemuRISC-V emulator in python
Python MIT License UpdatedJul 12, 2023 -
verilator Public
Forked from verilator/verilatorVerilator open-source SystemVerilog simulator and lint system
C++ GNU Lesser General Public License v3.0 UpdatedJul 2, 2023 -
riscv_arch_tests Public
Forked from tenstorrent/riscv_arch_testsSelf checking RISC-V directed tests
Python UpdatedJun 1, 2023 -
svlint-plugin-sample Public
Forked from dalance/svlint-plugin-sampleA sample project of svlint plugin
Rust MIT License UpdatedMay 12, 2023 -
wal-py Public
Forked from ics-jku/walWAL enables programmable waveform analysis.
Python BSD 3-Clause "New" or "Revised" License UpdatedApr 30, 2023 -
hectare-axi-vhdl-sysRDL Public
Forked from MicroTCA-Tech-Lab/hectareVHDL generator from SystemRDL
Python BSD 3-Clause "New" or "Revised" License UpdatedApr 26, 2023 -
tg-nexus-trace Public
Forked from riscv-non-isa/tg-nexus-traceRISC-V Nexus Trace TG documentation and reference code
C Creative Commons Attribution 4.0 International UpdatedApr 25, 2023 -
iverilog Public
Forked from steveicarus/iverilogIcarus Verilog
C++ GNU General Public License v2.0 UpdatedApr 18, 2023 -
opentitan Public
Forked from lowRISC/opentitanOpenTitan: Open source silicon root of trust
SystemVerilog Apache License 2.0 UpdatedApr 18, 2023 -
slang_sv Public
Forked from MikePopoloski/slangSystemVerilog compiler and language services
C++ MIT License UpdatedApr 14, 2023
{{ message }}