8000 lyx-IC · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View lyx-IC's full-sized avatar
0 followers · 4 following

Block or report lyx-IC

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
lyx-IC/README.md
  • 👋 Hi, I’m @lyx-IC
  • 👀 I’m interested in analog circuit design
  • 🌱 I’m currently learning PLL DSM
  • 💞️ I’m looking to collaborate on ...
  • 📫 How to reach me ...
  • 😄 Pronouns: ...
  • ⚡ Fun fact: ...

Popular repositories Loading

  1. lyx-IC lyx-IC Public

    Config files for my GitHub profile.

  2. Fractional-N-DIV Fractional-N-DIV Public

    Forked from Starrynightzyq/Fractional-N-DIV

    A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop

    Verilog

  3. Delta-Sigma-Modulator Delta-Sigma-Modulator Public

    Forked from Starrynightzyq/Delta-Sigma-Modulator

    Delta-Sigma modulator (DSM) for fractional phase locked loop.

    Verilog

  4. sim-x-pll sim-x-pll Public

    Forked from nmi-leipzig/sim-x-pll

    Verilog based simulation modell for 7 Series PLL

    Verilog

  5. fractional-phase-locked-loop fractional-phase-locked-loop Public

    Forked from adithi-su/fractional-phase-locked-loop

    Verilog

  6. LMS-Adaptive-filter LMS-Adaptive-filter Public

    Forked from DexWen/LMS-Adaptive-filter

    LMS-Adaptive Filter implement using verilog and Matlab

    Verilog

0