8000 kenrendell (Ken Rendell Caoile) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View kenrendell's full-sized avatar

Highlights

  • Pro

Block or report kenrendell

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Analog CMOS Integrated Circuit Design Cheat Sheet.

TeX 4 Updated Jul 2, 2023

Course material for a basic hands-on analog circuit design course with IC emphasis

Jupyter Notebook 115 18 Updated Apr 28, 2025

JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.

Verilog 64 17 Updated Mar 28, 2025

Install Nix and flakes with the fast and reliable Determinate Nix Installer, with over 7 million installs.

Rust 2,859 79 Updated May 24, 2025

SAR ADC on tiny tapeout

Jupyter Notebook 39 2 Updated Jan 29, 2025

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,961 654 Updated May 28, 2025

The next generation of OpenLane, rewritten from scratch with a modular architecture

Python 293 61 Updated Feb 26, 2025

OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

Python 1,491 395 Updated Feb 26, 2025

A matrix extension proposal for AI applications under RISC-V architecture

Makefile 146 28 Updated Feb 11, 2025

Run OpenGL/Cuda programs built with Nix, on all Linux distributions.

Python 97 17 Updated Nov 21, 2024

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

C 381 24 Updated May 27, 2025

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 3,161 414 Updated Oct 28, 2024

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.

Python 329 96 Updated May 25, 2025

A flexible package manager that supports multiple versions, configurations, platforms, and compilers.

Python 4,670 2,398 Updated May 28, 2025

This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.

C++ 19 7 Updated Feb 15, 2024

Neovim extension for zk

Lua 689 56 Updated May 20, 2025

💻 🔒 🔑 Secure Boot key manager

Go 1,661 95 Updated May 6, 2025

Declarative profiles with nix flakes

Nix 87 3 Updated Apr 12, 2024

Modernity meets insane extensibility. The future of organizing your life in Neovim.

Lua 6,879 230 Updated May 20, 2025

A curated list of awesome high performance computing resources

895 91 Updated Apr 16, 2025
0