Stars
An FPGA project of a simple SOC witn Xuantie c906
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Learn how to design, develop, deploy and iterate on production-grade ML applications.
🚀A simple & beautiful tool for pictures uploading built by vue-cli-electron-builder
Digital System Design and Generation - System Verilog Projects