Popular repositories Loading

1. CDR_simulation CDR_simulation Public

   Basic Clock Data Recovery circuit simulation and experimentation with Python.

   Python 3

2. neovim_config neovim_config Public

   My NeoVim config files

   Lua 1

3. connect4 connect4 Public

   machine learning to play connect4 using MCTS and DNN

   Python

4. CA2019_project1 CA2019_project1 Public

   Computer Architecture Project 1: RISC-V CPU with pipeline

   Verilog

5. CA2019_project2 CA2019_project2 Public

   Verilog

6. panorama-stitching panorama-stitching Public

   panorama using msop

   Python