8000 [SPIR-V] Add SPV_INTEL_2d_block_io extension by YuriPlyakhin · Pull Request #18433 · intel/llvm · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

[SPIR-V] Add SPV_INTEL_2d_block_io extension #18433

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Closed
wants to merge 1 commit into from
Closed

[SPIR-V] Add SPV_INTEL_2d_block_io extension #18433

wants to merge 1 commit into from

Conversation

YuriPlyakhin
Copy link
Contributor
@YuriPlyakhin YuriPlyakhin commented May 13, 2025 •
edited
Loading

Adds additional subgroup block prefetch, load, load transposed, load transformed and store instructions to read two-dimensional blocks of data from a two-dimensional region of memory, or to write two-dimensional blocks of data to a two dimensional region of memory.

Spec:
https://github.com/KhronosGroup/SPIRV-Registry/blob/main/extensions/INTEL/SPV_INTEL_2d_block_io.asciidoc

@YuriPlyakhin YuriPlyakhin changed the title SPV_INTEL_2d_block_io [SPIR-V] Add SPV_INTEL_2d_block_io extension May 15, 2025
@YuriPlyakhin
[SPIR-V] Add SPV_INTEL_2d_block_io extension
82eb294 
Adds additional subgroup block prefetch, load,
load transposed, load transformed and store
instructions to read two-dimensional blocks of
data from a two-dimensional region of memory, or
to write two-dimensional blocks of data to a
two-dimensional region of memory.

Spec:
https://github.com/KhronosGroup/SPIRV-Registry/blob/main/extensions/INTEL/SPV_INTEL_2d_block_io.asciidoc
@YuriPlyakhin YuriPlyakhin force-pushed the SPV_INTEL_2d_block_io branch from b93e835 to 82eb294 Compare May 15, 2025 02:26
@YuriPlyakhin YuriPlyakhin marked this pull request as ready for review May 15, 2025 02:27
@YuriPlyakhin YuriPlyakhin requested a review from a team as a code owner May 15, 2025 02:27
@YuriPlyakhin
Copy link
Contributor Author
YuriPlyakhin commented May 15, 2025 •
edited
Loading

This PR is not intended to be merged to SYCLOS.
Since, it is my first contribution to SPIR-V backend, I created this PR in syclos for review/testing. If this code is ok, I'll cherry-pick to a new PR for upstream directly.

Failures on ARC not related (#18463):

Failed Tests (3):
  SYCL :: Adapters/level_zero/interop-buffer-ownership.cpp
  SYCL :: Adapters/level_zero/usm_device_read_only.cpp
  SYCL :: Basic/buffer/buffer_create.cpp

@YuriPlyakhin
Copy link
Contributor Author

Opened llvm/llvm-project#140140 instead

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@YuriPlyakhin
0