8000 Workflow runs · clayne/CoreFreq · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Actions: clayne/CoreFreq

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
68 workflow runs
68 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

[aarch64] Set the UI comment for PMULL instruction Build Multi Arch #95: Commit 40a47f2 pushed by clayne
June 18, 2025 17:01 4h 7m 57s master
master
June 18, 2025 17:01 4h 7m 57s
[aarch64] Registers requiring a safe access guard (TID3) Build Multi Arch #94: Commit dd98868 pushed by clayne
June 14, 2025 15:54 3h 18m 58s master
master
June 14, 2025 15:54 3h 18m 58s
[aarch64] Improve detection of Mesh interconnect via DT/ACPI Build Multi Arch #93: Commit 63b9b9c pushed by clayne
June 9, 2025 16:55 13h 7m 25s master
master
June 9, 2025 16:55 13h 7m 25s
Build Multi Arch Build Multi Arch #92: by clayne
June 7, 2025 17:09 14h 2m 11s 2.0.7
2.0.7
June 7, 2025 17:09 14h 2m 11s
[aarch64] Display the presence of the DynamIQ Shared Unit (DSU) Build Multi Arch #91: Commit 4cdca0e pushed by clayne
June 7, 2025 17:09 13h 38m 38s master
master
June 7, 2025 17:09 13h 38m 38s
Build Multi Arch Build Multi Arch #90: by clayne
June 4, 2025 20:33 22h 54m 1s 2.0.5
2.0.5
June 4, 2025 20:33 22h 54m 1s
[AMD] Decodes voltages of Phoenix families using Rembrandt SVI Build Multi Arch #89: Commit b622338 pushed by clayne
June 4, 2025 20:33 23h 5m 26s 2.0.6
2.0.6
June 4, 2025 20:33 23h 5m 26s
[AMD] Decodes voltages of Phoenix families using Rembrandt SVI Build Multi Arch #88: Commit b622338 pushed by clayne
June 4, 2025 20:33 19h 16m 9s master
master
June 4, 2025 20:33 19h 16m 9s
Build Multi Arch Build Multi Arch #87: by clayne
May 19, 2025 20:02 16h 1m 19s 2.0.3
2.0.3
May 19, 2025 20:02 16h 1m 19s
[aarch64][riscv64][ppc64] Improving the CPU topology to detect BSP Build Multi Arch #86: Commit 2569ef0 pushed by clayne
May 19, 2025 20:02 12h 5m 54s master
master
May 19, 2025 20:02 12h 5m 54s
[Code Review] Refactored variable names for inclusivity Build Multi Arch #85: Commit 93c7096 pushed by clayne
May 8, 2025 19:11 48m 57s master
master
May 8, 2025 19:11 48m 57s
[AMD][Genoa] Accumulate the power consumed by RAM Build Multi Arch #84: Commit 511fa2f pushed by clayne
May 7, 2025 21:46 5h 9m 27s master
master
May 7, 2025 21:46 5h 9m 27s
[Kernel] VT-d: request memory region before use Build Multi Arch #83: Commit 6388837 pushed by clayne
May 1, 2025 16:16 9h 13m 0s master
master
May 1, 2025 16:16 9h 13m 0s
[AMD][Family 1Ah] Added the HSMP for EPYC Turin Build Multi Arch #82: Commit b490312 pushed by clayne
April 19, 2025 15:42 7h 24m 39s master
master
April 19, 2025 15:42 7h 24m 39s
[CLI][aarch64][riscv64][ppc64] Compute the SMBIOS DIMM part number Build Multi Arch #81: Commit c508b7d pushed by clayne
April 18, 2025 16:21 8h 40m 7s master
master
April 18, 2025 16:21 8h 40m 7s
[x86_64] Check HCF capability for MPERF/APERF MSR access in VM Build Multi Arch #80: Commit 916546f pushed by clayne
April 16, 2025 17:46 6h 49m 11s master
master
April 16, 2025 17:46 6h 49m 11s
[Doc] README for Rocky Linux and Clear Linux Build Multi Arch #79: Commit 2171321 pushed by clayne
April 12, 2025 15:37 7h 37m 2s master
mast 8000 er
April 12, 2025 15:37 7h 37m 2s
[Build] Make static the PCI list to comply with kernel frame size Build Multi Arch #78: Commit 6509cc4 pushed by clayne
April 10, 2025 20:25 7h 20m 18s master
master
April 10, 2025 20:25 7h 20m 18s
[Intel][MTL][ARL] Improving MC Bus and DDR speed to follow OC SOC Build Multi Arch #77: Commit f055e6a pushed by clayne
April 10, 2025 04:19 1h 24m 36s master
master
April 10, 2025 04:19 1h 24m 36s
[UI] Display N/A when Intel processor is not HDC capable Build Multi Arch #76: Commit ef11110 pushed by clayne
April 6, 2025 19:05 4h 4m 27s master
master
April 6, 2025 19:05 4h 4m 27s
[Intel] Merge branch 'Arrow_Lake' Build Multi Arch #75: Commit 0933a33 pushed by clayne
April 5, 2025 20:01 6h 39m 9s master
master
April 5, 2025 20:01 6h 39m 9s
[Build] of_root defined since Kernel 3.19 Build Multi Arch #74: Commit 5c620b7 pushed by clayne
April 2, 2025 19:59 3h 20m 29s master
master
April 2, 2025 19:59 3h 20m 29s
[Build] Replaced inline C functions with static or macro Build Multi Arch #73: Commit 17886cb pushed by clayne
March 31, 2025 16:06 8h 26m 2s master
master
March 31, 2025 16:06 8h 26m 2s
[riscv64] Fill with the Machine Architecture ID Register marchid Build Multi Arch #72: Commit f97a8b4 pushed by clayne
March 29, 2025 15:06 2h 50m 28s master
master
March 29, 2025 15:06 2h 50m 28s
[Build] Added CONFIG_ACPI_CPPC_LIB to conditionnaly build EPP Build Multi Arch #71: Commit 9a9a965 pushed by clayne
March 26, 2025 16:40 7h 42m 50s master
master
March 26, 2025 16:40 7h 42m 50s
0