8000 chenjie35335 (StormySo) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View chenjie35335's full-sized avatar

Block or report chenjie35335

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A tiny C header-only risc-v emulator.

C 1,918 146 Updated May 4, 2025

Github Pages template based upon HTML and Markdown for personal, portfolio-based websites.

HTML 14,209 43,606 Updated May 14, 2025

EPMC: An Extendible Probabilistic Model Checker

JavaScript 19 5 Updated Jan 13, 2025

LeetCode题解开源书《LeetBook》

Batchfile 392 85 Updated Nov 22, 2016

HDLBits website practices & solutions

Verilog 734 179 Updated Dec 27, 2023

my solution of integrating xiangshan IP into chipyard

Verilog 4 Updated Jul 23, 2024

《UVM实战》书本源代码和UVM 1.1d源码及Doc

HTML 36 10 Updated Mar 7, 2021

把课表导入手机日历的脚本

Python 1 Updated Mar 4, 2024

用来刷网课,适用于长江雨课堂

Python 20 3 Updated Aug 29, 2024

User-friendly Desktop Client App for AI Models/LLMs (GPT, Claude, Gemini, Ollama...)

TypeScript 34,866 3,329 Updated May 22, 2025

软件工程与形式化方法相关前沿工作阅读与分享

34 1 Updated Apr 20, 2025

This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate …

Makefile 29 8 Updated May 8, 2025

GameStream client for iOS/tvOS

C 1,310 334 Updated Dec 20, 2024

formal verification tools in VLSI industry

9 Updated Mar 7, 2018

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

Scala 1 Updated Jan 13, 2025
Java 2 Updated May 8, 2024

2025陕西省大创航海事故动态建模

Python 6 Updated Apr 2, 2025

Grad Project, OJ of SQL

JavaScript 4 2 Updated Aug 6, 2023

VS Code in the browser

TypeScript 71,804 5,974 Updated May 19, 2025

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

Verilog 358 69 Updated Jul 12, 2017

A GUI client for Windows, Linux and macOS, support Xray and sing-box and others

C# 80,112 12,665 Updated May 21, 2025

clash for windows汉化版. 提供clash for windows的汉化版, 汉化补丁及汉化版安装程序

JavaScript 24,369 3,016 Updated May 22, 2025

This is a compiler for Huawei Bisheng Cup.

C++ 3 Updated Sep 2, 2024

基于LoongArch32/MIPS32指令集的七级流水线CPU。2023届龙芯杯(NSCSCC)个人赛参赛作品。

VHDL 22 Updated Apr 24, 2025

C++ parsing DSL

C++ 1,065 80 Updated Apr 30, 2025

Modern co-simulation framework for RISC-V CPUs

C++ 144 77 Updated May 21, 2025

nscscc2024,HPU河南理工大学参赛作品,两仪处理器

Scala 10 1 Updated Aug 24, 2024
Next
0