Pinned Loading
-
-
Sobel-Filter
Sobel-Filter PublicHardware accelerator design in Verilog for a Sobel operator. Implemented and tested on a Xilinx FPGA.
Verilog 5
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.