8000 Tags · mdejw/misoc · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Tags: mdejw/misoc

Tags

0.12

Toggle 0.12's commit message
attempt to work around conda problems

0.11

Toggle 0.11's commit message
sayma: add USER_CLOCK_ROOT on SDRAM clock buffers

0.10

Toggle 0.10's commit message
sdram_phy/kusddrphy: add odelaye3 on all outputs (to have identical d…

…elays on all outputs before software dq/dqs delay configuration)

0.9

Toggle 0.9's commit message
spi: fix clock divider selection

* make the clock divider an up counter
* use the correct targer divider to compare with

spi: fix clock divider bias
introduced in ed1bc46
spi: extend reading flag duration
spi: use read divider when not writing
spi: fix first chained read clock cycle

close m-labs#76

0.8

Toggle 0.8's commit message
a7_1000basex: disable integrated comma circuit

0.7

Toggle 0.7's commit message
liteeth: just check for SFD and ignore preamble corruption

IEEE 802.3-2008 clause 35 allows all seven preamble bytes to
be lost or corrupted. The only reliable byte to start a frame
is the SFD.

closes m-labs#64

0.7.dev

Toggle 0.7.dev's commit message
liteeth_mini: export ethmac slot parameters via CSR constants.

0.6

Toggle 0.6's commit message
conda: sanitize version

0.6.dev

Toggle 0.6.dev's commit message

Verified

This tag was signed with the committer’s verified signature.
jordens Robert Jördens

0