8000 Veri-FPGA (VeriFPGA) / Starred · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View Veri-FPGA's full-sized avatar
0 followers · 5 following
  • 09:20 (UTC +08:00)

Block or report Veri-FPGA

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

JOKOSAHS / DMA-Pcileech

DMA-Pcileech-AX200

Verilog 237 45 Updated Dec 4, 2024

ITANGTANGI / a7_tang_m2_usb

A pice to usb3.0 artix-7 FPGA card with M.2 M-Key interface, support pcileech and riffa and etc...

32 9 Updated Jan 20, 2024

carmaa / inception

Inception is a physical memory manipulation and hacking tool exploiting PCI-based DMA. The tool can attack over FireWire, Thunderbolt, ExpressCard, PC Card and any other PCI/PCIe interfaces.

Python 1,588 198 Updated Sep 4, 2023

lkalir / rust-pcie-tlp

Rust library for TLP parsing inspired by go-pcie-tlp

Rust 2 Updated Jul 12, 2022

mukesh891 / PCIE_SV

Generating TLPs using PCIE protocol

SystemVerilog 4 Updated Jun 22, 2023

gotoco / tlp-tool

Simple Tool to parse PCIe TLP's Headers

Rust 4 1 Updated Aug 10, 2022

JPShag / PCILeech-DMA-Firmware

The last Pcileech DMA CFW guide you will ever need. Sponsored by DMAPolice.com

259 66 Updated May 11, 2025
0