8000 Richielee630 (Zhaoqin Li) · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content
View Richielee630's full-sized avatar
🎯
Focusing
🎯
Focusing
9 followers · 7 following

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: YOLOAchievement: Pull Shark

Block or report Richielee630

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. TMMA TMMA Public

    TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xilinx KV260.

    Jupyter Notebook 9 1

  2. EverythingIsCTF/picoCTF2025_writeup EverythingIsCTF/picoCTF2025_writeup Public

    Post-competition write-up for picoCTF 2025, documenting challenges solved by the team EverythingIsCTF

    Python 1

  3. EECS_230P_final_project EECS_230P_final_project Public

    Develop a machine learning model to classify images from the Fashion MNIST dataset into ten categories using deep learning techniques. The project leverages frameworks like TensorFlow or PyTorch t…

    Jupyter Notebook 4

  4. DLACC-HW-Dataflow-Co-design DLACC-HW-Dataflow-Co-design Public

    MATLAB

  5. CMPE146-MP3-PROJECT/FreeRTOS_MP3_Project CMPE146-MP3-PROJECT/FreeRTOS_MP3_Project Public

    MP3 player based on FreeROTS Realtime Embedded System; Main CPU: LPC4078F from NXP; Main language: C;

    1 1

  6. MIPS_pipeline_processor MIPS_pipeline_processor Public

    5-stage pipelined MIPS CPU with memory-mapped I/O, GPIO, and factorial accelerator on FPGA

    Verilog 2 1

0