π Final-Year ECE Student @ SGGSIE&T
π‘ VLSI & FPGA Enthusiast | RTL Design | Verilog HDL
π§ Hands-on with DE1-SoC, Spartan-3E | Tools: Vivado, Quartus, Model
Search results
0 open and 0 closed projects found.-
There aren't any projects yet