- 🔭 I’m currently working on system-level Embedded Development for edge computing
- 🌱 I’m currently learning to deploy LLM locally...
- 💬 Ask me about Linux driver, FPGA, DFT...
Pinned Loading
-
-
AXI2SPI_verilog
AXI2SPI_verilog PublicForked from raczben/AXI2SPI-bridge
AXI体系结构 Original Author : Feher Béla & Wacha Gabor :) , been Optimized here
Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.