Tip
- 👀 I’m interested in Front-end VLSI Design
- 🌱 I’m currently learning System Verilog and UVM.
- 💞️ I’m looking for moments of peace
- ⚡ Fun Fact : "I'm always there, front and center, for every Liverpool game." #YNWA
Pinned Loading
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.