GitHub - Madhu-Krishnan-A-P/demux: Implements a hierarchical 1-to-16 demultiplexer using a 1x2 and two 1x8 demux blocks in Verilog. Directs a single input signal to one of 16 outputs based on select lines. Features: Hierarchical Verilog modules (1x2 and 1x8), Behavioral testbench for all 16 select combinations, Graph-based output verification

8000 GitHub - Madhu-Krishnan-A-P/demux: Implements a hierarchical 1-to-16 demultiplexer using a 1x2 and two 1x8 demux blocks in Verilog. Directs a single input signal to one of 16 outputs based on select lines. Features: Hierarchical Verilog modules (1x2 and 1x8), Behavioral testbench for all 16 select combinations, Graph-based output verification

More Web Proxy on the site http://driver.im/

Madhu-Krishnan-A-P / demux Public

Notifications You must be signed in to change notification settings
Fork 1
Star 0

Implements a hierarchical 1-to-16 demultiplexer using a 1x2 and two 1x8 demux blocks in Verilog. Directs a single input signal to one of 16 outputs based on select lines. Features: Hierarchical Verilog modules (1x2 and 1x8), Behavioral testbench for all 16 select combinations, Graph-based output verification

0 stars 1 fork Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
Experiment 3.pdf		Experiment 3.pdf
demux.v		demux.v
testbench.v		testbench.v

About

Implements a hierarchical 1-to-16 demultiplexer using a 1x2 and two 1x8 demux blocks in Verilog. Directs a single input signal to one of 16 outputs based on select lines. Features: Hierarchical Verilog modules (1x2 and 1x8), Behavioral testbench for all 16 select combinations, Graph-based output verification

verilog mux vlsi digital-design demux demultiplexer structural-design digital-system behavioural-simulation behavioural-design

Report repository

Releases

No releases published

Packages

No packages published

Languages

Verilog 100.0%

0