Towards Performance Characterization of FPGAs in Context of HPC using OpenCL Benchmarks
Article No.: 14, Pages 1 - 2
Abstract
OpenCL-based HLS frameworks are known to reduce the development effort for FPGAs while offering good quality results. The upcoming trend to equip heterogeneous compute clusters with hybrid networks for inter-CPU and inter-FPGA communication allows scaling FPGA workloads beyond a single FPGA. However, there is no tool for performance characterization of those FPGA-accelerated systems and their communication networks yet.
To fill this gap, we implemented a parametrizable OpenCL benchmark suite for FPGA based on the HPC Challenge for CPU. In the first step, we showed that the parametrization of the benchmarks allows high quality of results on Intel and Xilinx FPGAs. In the future, we plan to extend the benchmarks to scale over multiple FPGAs to create a performance characterization tool for HPC multi-FPGA systems and further investigate the opportunities and limitations of different inter-FPGA communication approaches.
References
[1]
Shuai Che et al. 2009. Rodinia: A Benchmark Suite for Heterogeneous Computing. In 2009 IEEE Int. Symp. on Workload Characterization (IISWC). Ieee, 44--54.
[2]
Anthony Danalis et al. 2010. The Scalable Heterogeneous Computing (SHOC) Benchmark Suite. In Proc. of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units (Pittsburgh, Pennsylvania, USA) (GPGPU-3). Association for Computing Machinery, New York, NY, USA, 63--74.
[3]
Jack J. Dongarra and Piotr Luszczek. 2004. Introduction to the HPCChallenge Benchmark Suite. Technical Report. Defense Technical Information Center, Fort Belvoir, VA. https://doi.org/10.21236/ADA439315
[4]
Yuan Zhou et al. 2018. Rosetta: A Realistic High-Level Synthesis Benchmark Suite for Software-Programmable FPGAs. Int. Symp. on Field-Programmable Gate Arrays (FPGA) (Feb 2018).
Recommendations
Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs
SC '16: Proceedings of the International Conference for High Performance Computing, Networking, Storage and AnalysisWe evaluate the power and performance of the Rodinia benchmark suite using the Altera SDK for OpenCL targeting a Stratix V FPGA against a modern CPU and GPU. We study multiple OpenCL kernels per benchmark, ranging from direct ports of the original GPU ...
In-depth FPGA accelerator performance evaluation with single node benchmarks from the HPC challenge benchmark suite for Intel and Xilinx FPGAs using OpenCL
Highlights- FPGA performance characterization using parametrizable OpenCL benchmarks.
- High ...
AbstractEmerging high-level tools lead to a reduced development time for applications on FPGA accelerators while still producing high-quality results. This is one reason for the increased adoption of FPGAs in data center applications which ...
Combined Spatial and Temporal Blocking for High-Performance Stencil Computation on FPGAs Using OpenCL
FPGA '18: Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysRecent developments in High Level Synthesis tools have attracted software programmers to accelerate their high-performance computing applications on FPGAs. Even though it has been shown that FPGAs can compete with GPUs in terms of performance for stencil ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
June 2021
76 pages
ISBN:9781450385497
DOI:10.1145/3468044
Copyright © 2021 Owner/Author.
Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the Owner/Author.
In-Cooperation
- German Research Foundation: German Research Foundation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 21 June 2021
Check for updates
Qualifiers
- Extended-abstract
- Research
- Refereed limited
Conference
HEART '21
HEART '21: International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
June 21 - 23, 2021
Online, Germany
Acceptance Rates
Overall Acceptance Rate 22 of 50 submissions, 44%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 71Total Downloads
- Downloads (Last 12 months)8
- Downloads (Last 6 weeks)0
Reflects downloads up to 17 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in