Online Task Scheduling for Heterogeneous Reconfigurable Systems
December 2008
Pages 596 - 607
Abstract
In heterogeneous reconfigurable systems including FPGA and CPU, besides software tasks and hardware tasks, there exist hybrid tasks which can be either executed on CPU as software tasks or implemented on FPGA as hardware tasks. This paper mainly focuses on the online scheduling problem within heterogeneous reconfigurable systems. According to a reconfigurable system prototype, a task scheduler model and its corresponding scheduling algorithm are presented. The model combines task allocation and task placement with task migration, making use of the great flexibility of hybrid tasks. Simulation results have demonstrated that the proposed algorithm can provide preferable scheduling performance and reduce the rejection rate.
References
[1]
Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast Template Placement for Reconfigurable Computing Systems. IEEE Design and Test of Computers 17(1), 68-83 (2000)
[2]
Walder, H., Steiger, C., Platzner, M.: Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing. In: Proceedings of the International Parallel and Distributed Processing Symposium, Nice, France, pp. 178-186 (2003)
[3]
Ahmadinia, A., Bobda, C., Bednara, M.: A New Approach for On-line Placement on Re-configurable Devices. In: Proceedings of the 18th International Parallel and Distributed Processing Symposium, Santa Fe, New Mexico, USA, pp. 1340-1346 (2004)
[4]
Steiger, C., Walder, H., Platzner, M.: Operating Systems for Reconfigurable Embedded Platforms: Online Scheduling of Real-Time Tasks. IEEE Transactions on computers 53(11), 1393-1407 (2004)
[5]
Walder, H., Platzner, M.: Online Scheduling for Block-partitioned Reconfigurable Devices. In: Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, Munich, Germany, pp. 290-295 (2003)
[6]
Zhou, X., Wang, Y., Huang, X., Peng, C.: Fast On-Line Task Placement and Scheduling on Reconfigurable Devices. In: 17th International Conference on Field Programmable Logica and Applications, Amsterdam, Netherlands, August 27-29 (2007)
[7]
Andrews, D., Niehaus, D., Jidin, R., Finley, M., Peck, W., Frisbie, M., Ortiz, J., Komp, E., Ashenden, P.: Programming models for hybrid FPGA-CPU computational components: a missing link. IEEE Micro. 24(4), 42-53 (2004)
[8]
Ahmadinia, A., Bobda, C., Koch, D., Majer, M.: Task Scheduling for Heterogeneous Re-configurable Computers. In: Proceedings of the 17th symposium on Integrated circuits and system design, Pernambuco, Brazil, pp. 22-27 (2004)
[9]
Pellizzoni, R., Caccamo, M.: Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems. In: Proceedings of the Twelfth IEEE Real-Time and Embedded Technology and Applications Symposium, San Jose, California, USA, pp. 208-220 (2006)
[10]
http://www.xilinx.com/products/silicon_solutions/fpgas/ virtex/index.htm
- Online Task Scheduling for Heterogeneous Reconfigurable Systems
Recommendations
Task scheduling for heterogeneous reconfigurable computers
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system designWe consider the problem of executing a dynamically changing set of tasks on a reconfigurable system, made upon a processor and a reconfigurable device. Task execution on such a platform is managed by a scheduler that can allocate tasks either to the ...
Partitioning Methodology for Heterogeneous Reconfigurable Functional Units
A partitioning methodology between the reconfigurable hardware blocks of different granularity, which are embedded in a generic heterogeneous architecture, is presented. The fine-grain reconfigurable logic is realized by an FPGA unit, while the coarse-...
Efficient On-line Hardware/Software Task Scheduling for Dynamic Run-time Reconfigurable Systems
IPDPSW '12: Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD ForumModern reconfigurable devices such as FPGAs can be reconfigured at run time. Some of them can be dynamically partially reconfigured, which means part of the FPGA is changed without interrupting other parts. This feature adds tremendous flexibility to ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
December 2008
674 pages
ISBN:9783540927181
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 18 December 2008
Author Tags
Qualifiers
- Chapter
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 22 Jan 2025