A New Digital to Analog Converter Based on Low-Offset Bandgap Reference
Authors: 
Jinpeng Qiu, Tong Liu, Xubin Chen, Yongheng Shang, Jiongjiong Mo, Zhiyu Wang, Hua Chen, Jiarui Liu, Jingjing Lv, Faxin YuAuthors Info & Claims
Page 1
Abstract
This paper presents a new 12-bit digital to analog converter (DAC) circuit based on a low-offset bandgap reference (BGR) circuit with two cascade transistor structure and two self-contained feedback low-offset operational amplifiers to reduce the effects of offset operational amplifier voltage effect on the reference voltage, PMOS current-mirror mismatch, and its channel modulation. A Start-Up circuit with self-bias current architecture and multipoint voltage monitoring is employed to keep the BGR circuit working properly. Finally, a dual-resistor ladder DAC-Core circuit is used to generate an accuracy DAC output signal to the buffer operational amplifier. The proposed circuit was fabricated in CSMC 0.5źźm 5źV 1P4M process. The measured differential nonlinearity (DNL) of the output voltages is less than 0.45 LSB and integral nonlinearity (INL) less than 1.5 LSB at room temperature, consuming only 3.5źmW from a 5źV supply voltage. The DNL and INL at ź55°C and 125°C are presented as well together with the discussion of possibility of improving the DNL and INL accuracy in future design.
References
[1]
Rebeiz G. M., Koh K. J., Yu T., Kang D., Kim C. Y., Atesal Y., Cetinoneri B., Kim S. Y., Ho K., Shin D., Highly dense microwave and millimeter-wave phased array T/R modules using CMOS and SiGe RFICs Proceedings of the IEEE 12th Annual Wireless and Microwave Technology Conference (WAMICON '11) April 2011 pp.1 –5
[2]
Bettidi A., Carosi D., Corsaro F., Marescialli L., Romanini P., Nanni A., MMIC Chipset for wideband multifunction T/R module Proceedings of the IEEE MTT-S International Microwave Symposium (IMS '11) June 2011 Baltimore, Md, USA
[3]
Sexton F. W., Destructive single-event effects in semiconductor devices and ICs IEEE Transactions on Nuclear Science 2003 Volume 50 Issue 3 pp.603 –621
[4]
Faccio F., Kloukinas K., Marchioro A., Single event effects in static and dynamic registers in a 0.25/spl mu/m CMOS technology IEEE Nuclear Science Transactions 1999 Volume 46 Issue 6 pp.1434 –1439
[5]
Dingwall A. G. F., Zazzu V., An 8-MHz CMOS subranging 8-bit A/D converter IEEE Journal of Solid-State Circuits 1985 Volume 20 Issue 6 pp.1138 –1143
[6]
Lu C.-W., Hsiao C.-M., Yin P.-Y., A 10-b two-stage DAC with an area-efficient multiple-output voltage selector and a linearity-enhanced DAC-embedded op-amp for LCD column driver ICs IEEE Journal of Solid-State Circuits 2013 Volume 48 Issue 6 pp.1475 –1486
[7]
Lu C.-W., Yin P.-Y., Hsiao C.-M., Chang M.-C. F., Lin Y.-S., A 10-bit resistor-floating-resistor-string DAC (RFR-DAC) for high color-depth LCD driver ICs IEEE Journal of Solid-State Circuits 2012 Volume 47 Issue 10 pp.2454 –2466
[8]
Kang J.-S., Kim J.-H., Kim S.-Y., Song J.-Y., Kwon O.-K., Lee Y.-J., Kim B.-H., Park C.-W., Kwon K.-S., Choi W.-T., Yun S.-K., Yeo I.-J., Han K.-B., Kim T.-S., Park S.-I., 10-bit driver IC using 3-bit DAC embedded operational amplifier for spatial optical modulators (SOMs) IEEE Journal of Solid-State Circuits 2007 Volume 42 Issue 12 pp.2913 –2922
[9]
Parthasarathy K., Kuyel T., Zhongjun Y., Degang C., Geiger R., A 16-bit resistor string DAC with full-calibration at final test Proceedings of the IEEE International Test Conference (ITC '05) November 2005 Austin, Tex, USA
[10]
Andreou C. M., Koudounas S., Georgiou J., A novel wide-temperature-range, 3.9 ppm/°C CMOS bandgap reference circuit IEEE Journal of Solid-State Circuits 2012 Volume 47 Issue 2 pp.574 –581
[11]
Leung C. Y., Leung K. N., Mok P. K. T., Design of a 1.5-V high-order curvature-compensated CMOS bandgap reference Proceedings of the IEEE International Symposium on Cirquits and Systems (ISCAS '04) May 2004
[12]
Behzad R., Design of analog CMOS integrated circuits International Edition 2001 Volume 400
- A New Digital to Analog Converter Based on Low-Offset Bandgap Reference
Recommendations
A new pipelined analog-to-digital converter using current conveyors
A new pipelined analog-to-digital converter (ADC) using second-generation current conveyor (CCII) is presented. Two main building blocks of the pipelined ADC, sample-and-hold ( S/H ) circuit and multiplying digital-to-analog converter (MDAC) are ...
A low power current steering digital to analog converter in 0.18 Micron CMOS
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis paper discusses a number of circuit techniques which address the DC and AC distortion performance of a low power current steering Digital-to-Analog Converter design. The design provides 14 bit resolution and 200 MSPS conversion rate in a 1P4M 0.18 ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
January 2017
Copyright © Copyright © 2017 Jinpeng Qiu et al.
Publisher
Hindawi Limited
London, United Kingdom
Publication History
Published: 01 January 2017
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 07 Mar 2025