More Web Proxy on the site http://driver.im/

Article

Energy-aware design techniques for differential power analysis protection

Authors:

Elvira Omerbegovic,

Massimo PoncinoAuthors Info & Claims

DAC '03: Proceedings of the 40th annual Design Automation Conference

Pages 36 - 41

https://doi.org/10.1145/775832.775845

Published: 02 June 2003 Publication History

Abstract

Differential power analysis is a very effective cryptanalysis technique that extracts information on secret keys by monitoring instantaneous power consumption of cryptoprocessors. To protect against differential power analysis, power supply noise is added in cryptographic computations, at the price of an increase in power consumption. We present a novel technique, based on well-known power-reducing transformations coupled with randomized clock gating, that introduces a significant amount of scrambling in the power profile without increasing (and, in some cases, by even reducing) circuit power consumption.

References

[1]

A. Menezes, P. van Oorschot, S. Vanstone, Handbook of Applied Cryptography, CRC Press, 1998.]]

Digital Library

[2]

B. Schneier, Applied Cryptography, II Edition, Wiley, 1996.]]

[3]

R. Anderson, Security Engineering: A Guide for Building Dependable Distributed Systems, Wiley, 2001.]]

Digital Library

[4]

D. Yuliang, M. Zhigang, W. Tao, "Implementation of RSA Cryptoprocessor based on Montgomery Algorithm," IEEE International Solid-State Circuits Conference, pp. 254--256, Jan. 1998.]]

[5]

J. Goodman, A. Chandrakasan, "An Energy-Efficient Reconfigurable Public-Key Cryptography Processor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1808--1820, Nov. 2001.]]

[6]

L. Shuguo, Z. Runde, G. Yuanging, "A 1024-bit RSA Crypto-Coprocessor for Smart Cards," IEEE International Conference on ASICs,pp. 352--355, Sept. 2001.]]

[7]

O. Koemmerling, M. Kuhn, "Design Principles for Tamper-Resistant Smart Card Processors," USENIX Workshop on Smart Card Technology, pp. 9--20, May 1999.]]

Digital Library

[8]

P. Kocher,J. Ja, B. Jun, "Differential Power Analysis," CRYPTO 99: Advances in Cryptology, Springer-Verlag, pp. 388--397, 1999.]]

Digital Library

[9]

A. Shamir, "Protecting Smart Cards from Passive Power Analysis with Detached Power Supplies," CHES-00: International Workshop on Cryptographic Hardware and Embedded Systems Springer-Verlag, pp. 71--77, 2000.]]

Digital Library

[10]

P. Rakers, L. Connell, T. Collins, D. Russel, "Secure Contactless Smart Card ASIC with DPA Protection," IEEE Journal of Solid-State Circuits, vol. 36, no.3, pp. 559--565, March 2001.]]

[11]

T. Messerges, E. Dabbish, R. Sloan, "Examining Smart-Card security under the thread of power analysis attacks," IEEE Transactions on Computers, Vol. 51, no. 5, pp. 541--552, 2002.]]

Digital Library

[12]

S. Moore, R. Anderson, M. Kuhn, "Improving Smart Card Security using Self-Timed Circuit Technology," IEEE International Symposium on Ansychnronous Circuits and Systems, pp. 120--126, 2002.]]

[13]

H. Saputra, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, R. Brooks, S. Kim, W. Zhang, "Masking the Energy Behavior of DES Encryption," DATE-03: IEEE Design Automation and Test in Europe, pp. 84--89, 2003.]]

Digital Library

[14]

P. Kocher, "Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS and Other Systems," CRYPTO-96: Advances in Cryptology, Springer-Verlag, pp. 104--113, 1996.]]

Digital Library

[15]

S. Chari, C. Jutla, J. Rao, P. Rohatgi, "Towards Sound Approaches to Counteract Power-Analysis Attacks," CRYPTO-99: Advances in Cryptology, Springer-Verlag, pp. 398--412, 1999.]]

Digital Library

[16]

M. Hasan, "Power Analysis Attacks and Algorithmic Approaches to their Countermeasures for Koblitz Curve Cryptosystems," IEEE Transactions on Computers, Vol. 50, no. 10, pp. 1071--1083, Oct. 2001.]]

Digital Library

[17]

J. Golic, C. Tymen, "Multiplicative Masking and Power Analysis of AES," CHES-02: International Workshop on Cryptographic Hardware and Embedded Systems, Springer-Verlag, pp. 198--212, 2002.]]

Digital Library

[18]

M. Alidina, J. Monteiro, S. Devadas, A. Ghosh, M. Papaefthymiou, "Precomputation-based Sequential Logic Optimization for Low Power," IEEE Transactions on VLSI Systems, Vol. 2, no. 4, pp. 426--436, Dec. 1994.]]

Digital Library

[19]

V. Tiwari, S. Malik, P. Ashar, "Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design," IEEE Transactions on CAD, Vol. 17, no. 10, pp. 1051--1060, Oct. 1998.]]

Digital Library

[20]

L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, M. Poncino, "Synthesis of Power-Managed Sequential Components Based on Computational Kernel Extraction,", IEEE Transactions on CAD, Vol. 20, no. 9, pp. 1118--113, Sep. 2001.]]

Digital Library

[21]

L. Benini, G. De Micheli, E. Macii, M. Poncino, R. Scarsi, "Symbolic Synthesis of Clock-Gating Logic for Power Optimization of Synchronous Controllers," ACM Transactions on Design Automation of Electronic Systems, Vol. 4, No. 4, pp. 351--375, Oct. 1999.]]

Digital Library

[22]

G. Lakshminarayana, A. Raghunathan, K. S. Khouri, N. K. Jha, S. Dey, "Common-Case Computation: A High-Level Technique for Power and Performance Optimization," DAC-36: ACM/IEEE Design Automation Conference, pp. 56--61, June~1999.]]

Digital Library

[23]

L. Benini, G. De Micheli, Dynamic Power Management of Electronic Systems, Kluwer Academic Publishers, 1998.]]

[24]

T. S. Messerges, E. A. Dabbish, R. H. Sloan, "Power Analysis Attacks of Modular Exponentiation in Smartcards," CHES-99: International Workshop on Cryptographic Hardware and Embedded Systems Springer-Verlag, pp. 144--157, 1999.]]

Digital Library

Cited By

Beck SRaavi MDale CWeishalla KWorrell B(2024)Survey of Side-Channel Vulnerabilities for Short-Range Wireless Communication Technologies2024 IEEE International Conference on Electro Information Technology (eIT)10.1109/eIT60633.2024.10609924(450-456)Online publication date: 30-May-2024
https://doi.org/10.1109/eIT60633.2024.10609924
Wu YLi ZVan Nostrand NLiu J(2021)Time to Rethink the Design of Qi Standard? Security and Privacy Vulnerability Analysis of Qi Wireless ChargingProceedings of the 37th Annual Computer Security Applications Conference10.1145/3485832.3485839(916-929)Online publication date: 6-Dec-2021
https://dl.acm.org/doi/10.1145/3485832.3485839
Mehrabi MMukhtar NJolfaei A(2021)Power Side-Channel Analysis of RNS GLV ECC Using Machine and Deep Learning AlgorithmsACM Transactions on Internet Technology10.1145/342355521:3(1-20)Online publication date: 16-Jun-2021
https://dl.acm.org/doi/10.1145/3423555
Show More Cited By

Index Terms

Energy-aware design techniques for differential power analysis protection
1. Hardware
  1. Electronic design automation
    1. High-level and register-transfer level synthesis
  2. Integrated circuits
    1. Logic circuits

Recommendations

Analysis of energy reduction on dynamic voltage scaling-enabled systems

Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency, based on the computation load, to provide the desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most ...
Application-driven voltage-island partitioning for low-power system-on-chip design

Among the different methods of reducing power for core-based system-on-chip (SoC) designs, the voltage-island technique has gained in popularity. Assigning cores to the different supply voltages and floorplanning to create contiguous voltage islands are ...
Optimizing a Reconfigurable Power Distribution Network in a Multicore Platform
The emerging trend toward utilizing chip multicore processors (CMPs) that support dynamic voltage and frequency scaling (DVFS) is driven by user requirements for high performance and low power. To overcome limitations of the conventional chip-wide DVFS ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '03: Proceedings of the 40th annual Design Automation Conference

June 2003

1014 pages

ISBN:1581136889

DOI:10.1145/775832

General Chair:
Ian Getreu
Ambric Inc., Portland, OR
,
Program Chairs:
Limor Fix
Intel Semiconductors Ltd., Haifa, Israel
,
Luciano Lavagno
Cadence Berkeley Labs., Berkeley, CA

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 02 June 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC03

Sponsor:

SIGDA

DAC03: 2003 40th Annual Design Automation Conference

June 2 - 6, 2003

CA, Anaheim, USA

Acceptance Rates

DAC '03 Paper Acceptance Rate 152 of 628 submissions, 24%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

37
Total Citations
View Citations
839
Total Downloads

Downloads (Last 12 months)8
Downloads (Last 6 weeks)0

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Beck SRaavi MDale CWeishalla KWorrell B(2024)Survey of Side-Channel Vulnerabilities for Short-Range Wireless Communication Technologies2024 IEEE International Conference on Electro Information Technology (eIT)10.1109/eIT60633.2024.10609924(450-456)Online publication date: 30-May-2024
https://doi.org/10.1109/eIT60633.2024.10609924
Wu YLi ZVan Nostrand NLiu J(2021)Time to Rethink the Design of Qi Standard? Security and Privacy Vulnerability Analysis of Qi Wireless ChargingProceedings of the 37th Annual Computer Security Applications Conference10.1145/3485832.3485839(916-929)Online publication date: 6-Dec-2021
https://dl.acm.org/doi/10.1145/3485832.3485839
Mehrabi MMukhtar NJolfaei A(2021)Power Side-Channel Analysis of RNS GLV ECC Using Machine and Deep Learning AlgorithmsACM Transactions on Internet Technology10.1145/342355521:3(1-20)Online publication date: 16-Jun-2021
https://dl.acm.org/doi/10.1145/3423555
Pimentel A(2020)A Case for Security-Aware Design-Space Exploration of Embedded SystemsJournal of Low Power Electronics and Applications10.3390/jlpea1003002210:3(22)Online publication date: 17-Jul-2020
https://doi.org/10.3390/jlpea10030022
Shao ZIslam MRen S(2020)Your Noise, My SignalProceedings of the ACM on Measurement and Analysis of Computing Systems10.1145/33794734:1(1-39)Online publication date: 5-Jun-2020
https://dl.acm.org/doi/10.1145/3379473
Yang JDai FWang JZeng JZhang ZHan JZeng X(2018)Countering power analysis attacks by exploiting characteristics of multicore processorsIEICE Electronics Express10.1587/elex.15.2018008415:7(20180084-20180084)Online publication date: 2018
https://doi.org/10.1587/elex.15.20180084
Althoff AMcMahan JVega LDavidson SSherwood TTaylor MKastner R(2018)Hiding intermittent information leakage with architectural support for blinkingProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00059(638-649)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00059
Patranabis SRoy DChakraborty ANagar NSingh AMukhopadhyay DGhosh S(2018)Lightweight Design-for-Security Strategies for Combined Countermeasures Against Side Channel and Fault Analysis in IoT ApplicationsJournal of Hardware and Systems Security10.1007/s41635-018-0049-yOnline publication date: 26-Sep-2018
https://doi.org/10.1007/s41635-018-0049-y
Sadhukhan RPatranabis SGhoshal AMukhopadhyay DSaraswat VGhosh S(2017)An Evaluation of Lightweight Block Ciphers for Resource-Constrained Applications: Area, Performance, and SecurityJournal of Hardware and Systems Security10.1007/s41635-017-0021-21:3(203-218)Online publication date: 3-Nov-2017
https://doi.org/10.1007/s41635-017-0021-2
Quadir SChen JForte DAsadizanjani NShahbazmohamadi SWang LChandy JTehranipoor M(2016)A Survey on Chip to System Reverse EngineeringACM Journal on Emerging Technologies in Computing Systems10.1145/275556313:1(1-34)Online publication date: 13-Apr-2016
https://dl.acm.org/doi/10.1145/2755563
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents