[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
article

A study of compiler techniques for multiple targets in compiler infrastructures

Published: 02 June 2002 Publication History

Abstract

Compilers are critical for embedded systems and high performance computing. A compiler infrastructure provides an infrastructure for rapid development of high quality compilers. Based on main components of compiler infrastructures, this paper reviews representative compiler infrastructure products, and summarizes their features. It focuses on an insight analysis of the key techniques for building the compiler back ends, and presents our probes into compiler infrastructures for typical issues.

References

[1]
Nikil D., Alex N., Hiroyuki T., Ashok H. New Directions in Compiler Technology for Embedded Systems. Proceedings of the Conference on Asia South Pacific Design Automation Conference, Yokohama Japan: January 30 - February 2, 2001
[2]
Wilson R P et al. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers, ACM SIGPLAN Notices, 1994, 29(10): 31-37
[3]
Stallman R M, Richard M. Using and Porting GNU CC (for version 2.95). Free Software Foundation, Inc. 1999
[4]
Andrew A et al. The Zephyr Compiler Infrastructure. http://www.cs.virginia.edu/zephyr/
[5]
Aho A V et al. Code Generation Using Tree Matching and Dynamic Programming. ACM Transactions on programming Languages and Systems, 1989, 11(4): 491-516
[6]
Fraser C W, Hanson D R. A Retargetable C Compiler: Design and Implementation. Benjamin/Cummings Pub Co, Redwood City, CA, USA, 1995
[7]
Ganapathi M et al. Affix Grammar Driven Code Generation, ACM Transactions of Programming Languages and Systems, 1985, 7(4): 560-599
[8]
Moona R. Processor Models for Retargetable Tools. Proceedings. 11th International Workshop on Rapid System Prototyping, IEEE, 2000. 34-39
[9]
Norman R, Jack W D. Machine Description to Build Tools for Embedded Systems. In ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES'98). Springer Verlag. 1998, 1474: 172-188
[10]
Rau B R et al. Machine-Description Driven Compilers for EPIC and VLIW Processorsz Design Automation for Embedded Systems, 1999, 4: 71-118
[11]
Gao G R et al. The SGI Pro64 Compiler Infrastructure: A tutorial. The international Conference on Parallel Architeture and Compilation Techniques(PACT2000), October 2000
[12]
Sias J W et al. Itanium Performance Insights from the IMPACT Compiler. Presentation at Hot Chips 13, August 2001
[13]
Chang P P et al. IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors. Proceedings of the 18th Annual Int'l Symposium on Computer Architecture. Toronto, Canada. 1991, 28(5): 266-275
[14]
ReaCT-ILP laboratory. Trimaran: An Infrastructure for Research in Instuction-level Parallelism. http://www.trimaran.org
[15]
Norman R, Mary F F. Specifying Representations of Machine Instructions. ACM Transactions on Programming Languages and Systems, 1997, 19(3): 492-524
[16]
Gyllenhaal J C. A Machine Description Language for Compilation, Master Thesis, University of Illinois at Urbana-Champaign, 1994
[17]
Emmelmann H et al. BEG A Generator for Efficient Back Ends. Proceeding of the SIGPLAN'89 Conference on Programming Language Design and Implementation, SIGPLAN Notices, 1989, 24(7): 227-237
[18]
Fraser C W et al. Engineering a Simple, Efficient Code Generator Generator, ACM letters on Programming Languages and Systems, 1992, 1(3): 213-226
[19]
Gough J. Bottom up Tree Rewriting with MBURG: The MBURG Reference Manual. ftp.fit.qut.edu.au. 1995
[20]
Dai G et al. An Abstract Intermediate Representation in Compilation Systems.

Cited By

View all
  • (2014)Embedded Processor Oriented Compiler InfrastructureAdvances in Electrical and Computer Engineering10.4316/AECE.2014.0301614:3(123-130)Online publication date: 2014
  1. A study of compiler techniques for multiple targets in compiler infrastructures

      Recommendations

      Comments

      Please enable JavaScript to view thecomments powered by Disqus.

      Information & Contributors

      Information

      Published In

      cover image ACM SIGPLAN Notices
      ACM SIGPLAN Notices  Volume 37, Issue 6
      June 2002
      77 pages
      ISSN:0362-1340
      EISSN:1558-1160
      DOI:10.1145/571727
      Issue’s Table of Contents

      Publisher

      Association for Computing Machinery

      New York, NY, United States

      Publication History

      Published: 02 June 2002
      Published in SIGPLAN Volume 37, Issue 6

      Check for updates

      Author Tags

      1. code generation
      2. compiler infrastructures
      3. embedded systems
      4. intermediate representations
      5. machine descriptions

      Qualifiers

      • Article

      Contributors

      Other Metrics

      Bibliometrics & Citations

      Bibliometrics

      Article Metrics

      • Downloads (Last 12 months)1
      • Downloads (Last 6 weeks)0
      Reflects downloads up to 20 Jan 2025

      Other Metrics

      Citations

      Cited By

      View all
      • (2014)Embedded Processor Oriented Compiler InfrastructureAdvances in Electrical and Computer Engineering10.4316/AECE.2014.0301614:3(123-130)Online publication date: 2014

      View Options

      Login options

      View options

      PDF

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader

      Media

      Figures

      Other

      Tables

      Share

      Share

      Share this Publication link

      Share on social media